{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T17:07:46Z","timestamp":1774631266547,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"EU through the European Social Fund in the context of the project \u201cICT programme"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/tvlsi.2025.3534658","type":"journal-article","created":{"date-parts":[[2025,3,10]],"date-time":"2025-03-10T17:51:23Z","timestamp":1741629083000},"page":"1348-1360","source":"Crossref","is-referenced-by-count":1,"title":["RESAA: A Removal and Structural Analysis Attack Against Compound Logic Locking"],"prefix":"10.1109","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9148-5397","authenticated-orcid":false,"given":"Felipe","family":"Almeida","sequence":"first","affiliation":[{"name":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6129-9657","authenticated-orcid":false,"given":"Levent","family":"Aksoy","sequence":"additional","affiliation":[{"name":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5294-0606","authenticated-orcid":false,"given":"Samuel","family":"Pagliarini","sequence":"additional","affiliation":[{"name":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1016\/j.micpro.2023.104872","article-title":"A chip activation protocol for preventing IC recycling","volume":"101","author":"Zarrinchian","year":"2023","journal-title":"Microprocess. Microsyst."},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2021.114212"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3029339"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378568"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8080-9_6"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484823"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI51109.2021.00031"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05800-4"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319495"},{"key":"ref13","volume-title":"Advances in logic locking: Past, present, and prospects","author":"Kamali","year":"2022"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i1.175-202"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951830"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2968898"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546552"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341984"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3208650"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00080"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3677118"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST51057.2020.9358261"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474118"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE50685.2021.9427730"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3089555"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3253641"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116500"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2022.3149147"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2018.2850319"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342086"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10182222"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED57927.2023.10129403"},{"key":"ref41","volume-title":"Genus Synthesis Solution","year":"2024"},{"key":"ref42","first-page":"663","article-title":"A neutral netlist of 10 combinational benchmark circuits and a targeted translator in FORTRAN","volume-title":"IEEE Int. Symp. Circuits Syst. (ISCAS)","author":"Brglez"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref44","volume-title":"Netlist Encryption and Obfuscation Suite","author":"Shamsi","year":"2021"},{"key":"ref45","author":"Alaql","year":"2024","journal-title":"Scope"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/92\/10977652\/10918784.pdf?arnumber=10918784","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T04:51:28Z","timestamp":1745643088000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10918784\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":45,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2025.3534658","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}