{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:16:18Z","timestamp":1725614178048},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/vlsisoc.2010.5642676","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T16:36:29Z","timestamp":1291134989000},"page":"292-297","source":"Crossref","is-referenced-by-count":1,"title":["Design of low-complexity and high-speed digital Finite Impulse Response filters"],"prefix":"10.1109","author":[{"given":"Diego","family":"Jaccottet","sequence":"first","affiliation":[]},{"given":"Eduardo","family":"Costa","sequence":"additional","affiliation":[]},{"given":"Levent","family":"Aksoy","sequence":"additional","affiliation":[]},{"given":"Paulo","family":"Flores","sequence":"additional","affiliation":[]},{"given":"Josee","family":"Monteiro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.10.001"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1984.1164433"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.509848"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329311"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244103"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1404371.1404396"},{"journal-title":"Sequential interactive system webpage","year":"0","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515814"},{"journal-title":"Digital Arithmetic","year":"2003","author":"ercegovac","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/92.863621"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"112","DOI":"10.1109\/ICCD.2002.1106756","article-title":"A New Architecture for Signed Radix 2m Pure Array Multipliers","author":"costa","year":"2002","journal-title":"Proc of IEEE International Conference on Computer Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378564"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/82.539000"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/82.466647"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923242"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1994.471512"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1240233.1240234"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219227"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2007.4511091"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.921169"},{"journal-title":"Switch-level simulator webpage","year":"0","key":"ref23"}],"event":{"name":"2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2010,9,27]]},"location":"Madrid, Spain","end":{"date-parts":[[2010,9,29]]}},"container-title":["2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5629484\/5642591\/05642676.pdf?arnumber=5642676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T13:58:33Z","timestamp":1559829513000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642676\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2010.5642676","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}