{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,19]],"date-time":"2025-10-19T15:40:43Z","timestamp":1760888443673,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/vts.2010.5469568","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T09:00:33Z","timestamp":1275037233000},"page":"238-243","source":"Crossref","is-referenced-by-count":22,"title":["Low-sensitivity to process variations aging sensor for automotive safety-critical applications"],"prefix":"10.1109","author":[{"given":"J. C.","family":"Vazquez","sequence":"first","affiliation":[]},{"given":"V.","family":"Champac","sequence":"additional","affiliation":[]},{"given":"A. M.","family":"Ziesemer","sequence":"additional","affiliation":[]},{"given":"R.","family":"Reis","sequence":"additional","affiliation":[]},{"given":"I. C.","family":"Teixeira","sequence":"additional","affiliation":[]},{"given":"M. B.","family":"Santos","sequence":"additional","affiliation":[]},{"given":"J. P.","family":"Teixeira","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"735","article-title":"An Efficient Method to Identify Critical Gates under Circuit Aging","author":"wang","year":"2007","journal-title":"Proc IEEE Int Conf on CAD (ICCAD)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796494"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700619"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366179"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5195976"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457131"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/12.862216"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882523"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127952"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244119"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700600"},{"key":"ref6","first-page":"248","article-title":"Impact of Negative Bias Temperature Instability on Digital Circuit Reliability","author":"reddy","year":"2002","journal-title":"Proc IEEE 40th Annual International Reliabilty Physics Symposium"},{"key":"ref5","first-page":"901","article-title":"A Radiation-hard Phase-Locked Loop","volume":"2","author":"pan","year":"2003","journal-title":"Proc IEEE Int Symp on Industrial Electronics (ISIE)"},{"key":"ref8","first-page":"1047","article-title":"Modeling and Minimization of PMOS NBTI Effect for Robust Nanometer Design","author":"vattikonda","year":"2006","journal-title":"Proc DAC"},{"key":"ref7","first-page":"364","article-title":"The Impact of NBTI on the Performance of Combinational and Sequential Circuits","author":"reddy","year":"2007","journal-title":"Proc ACM\/IEEE Design Automation Conf (DAC)"},{"key":"ref2","first-page":"176","article-title":"Reliability Challenges for 45 nm and Beyond","author":"mcpherson","year":"2006","journal-title":"Proc ACM\/IEEE Design Autom Conf (DAC)"},{"key":"ref9","first-page":"726","article-title":"NBTI Induced Performance Degradation in Logic and Memory Circuits: How Effectively Can We Approach a Reliability Solution?","author":"kang","year":"2008","journal-title":"Proc IEEE Asia-South Pacific Design Automation Conference (ASP-DAC)"},{"key":"ref1","first-page":"292","article-title":"Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging","author":"tschanz","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC'07)"},{"journal-title":"XTRAN Fleet Management System TecMic™ product","year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.497185"},{"journal-title":"Predictive Technology Model (PTM)","year":"0","key":"ref21"},{"journal-title":"Int technology roadmap for semiconductors","year":"0","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/82.664253"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402483"}],"event":{"name":"2010 28th VLSI Test Symposium (VTS)","start":{"date-parts":[[2010,4,19]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2010,4,22]]}},"container-title":["2010 28th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5464131\/5469528\/05469568.pdf?arnumber=5469568","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T15:13:09Z","timestamp":1489849989000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5469568\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/vts.2010.5469568","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}