{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T12:46:09Z","timestamp":1753879569723,"version":"3.41.2"},"reference-count":44,"publisher":"ASME International","issue":"3","content-domain":{"domain":["asmedigitalcollection.asme.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,9,1]]},"abstract":"<jats:p>Many modern products are complex systems comprised of highly integrated mechanical, electrical, electronic, and software components, which are commonly known as mechatronic systems. Similarly, product data and life-cycle management systems that support the engineering and design of mechatronic systems are becoming complex and need to store, retrieve, and process vast amounts of files associated with mechatronic products. For many years, software developers and computer architects have benefited by continuous increases in computational performance, as predicted by Moore's law. However, issues such as extreme power consumption have begun to limit certain types of performance increases such as hardware clock rates. In an effort to find new ways to increase computational performance, engineers and computer scientists have been investigating new techniques such as hardware acceleration systems, reconfigurable computing, and heterogeneous computing (HC). In light of these emerging computational paradigms, this paper introduces a semantic association hardware acceleration system for integrated product data management (PDM) based on semantic file systems. The concept of semantic path merger (SPM) is described along with a discussion of its realization as a hardware-based associative memory for accelerated semantic file retrieval. The energy and retrieval performance metrics of the proposed hardware system is given along with its comparative analysis with the industry standard content addressable memory (CAM). The goal of the proposed system is to enhance the state-of-art for the field of heterogeneous computing within the scope of computational platforms for design and engineering applications.<\/jats:p>","DOI":"10.1115\/1.4007405","type":"journal-article","created":{"date-parts":[[2012,9,1]],"date-time":"2012-09-01T19:51:06Z","timestamp":1346529066000},"update-policy":"https:\/\/doi.org\/10.1115\/crossmarkpolicy-asme","source":"Crossref","is-referenced-by-count":1,"title":["A Semantic Association Hardware Acceleration System for Integrated Product Data Management"],"prefix":"10.1115","volume":"12","author":[{"given":"J.","family":"Lane Thames","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 30332 e-mail:"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oliver","family":"Eck","sequence":"additional","affiliation":[{"name":"Department of Computer Science, HTWG, Konstanz, D-78462, Germany e-mail:"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dirk","family":"Schaefer","sequence":"additional","affiliation":[{"name":"Woodruff School of Mechanical Engineering, Georgia Institute of Technology, Atlanta, GA 30332 e-mail:"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"33","published-online":{"date-parts":[[2012,8,31]]},"reference":[{"issue":"2","key":"2019100516191942400_B1","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1016\/j.aei.2010.08.005","article-title":"A Semantic File System for Integrated Product Data Management","volume":"25","year":"2011","journal-title":"Adv. Eng. Inf."},{"issue":"2007","key":"2019100516191942400_B2","first-page":"1","article-title":"The New Landscape of Parallel Computer Architecture","volume":"78","year":"2007","journal-title":"J. Phys.: Conf. Ser."},{"issue":"2","key":"2019100516191942400_B3","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1145\/508352.508353","article-title":"Reconfigurable Computing: A Survey of Systems and Software","volume":"34","year":"2002","journal-title":"ACM Comput. Surv."},{"issue":"142","key":"2019100516191942400_B4","first-page":"7","article-title":"Heterogeneous Processing: A Strategy for Augementing Moore's Law","volume":"2006","year":"2006","journal-title":"Linux Jnl"},{"key":"2019100516191942400_B5","doi-asserted-by":"crossref","unstructured":"Kamil, S., Pinar, A., Gunter, D., Lijewski, M., Oliker, L., and Shalf, J., 2007, \u201cReconfigurable Hybrid Interconnection for Static and Dynamic Scientific Applications,\u201d Proceedings of the ACM International Conference on Computing Frontiers, ACM.","DOI":"10.1145\/1242531.1242559"},{"issue":"5","key":"2019100516191942400_B6","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/MC.2008.154","article-title":"Emerging Nanoscale Memory and Logic Devices: A Critical Assessment","volume":"41","year":"2008","journal-title":"Computer"},{"key":"2019100516191942400_B7","doi-asserted-by":"crossref","unstructured":"Muralimanohar, N., Balasubramonian, R., and Jouppi, N., 2007, \u201cOptimizing NUCA Organizations and Wiring Alternatives for Large Caches With cacti 6.0,\u201d Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 40, IEEE Computer Society, pp. 3\u201314.","DOI":"10.1109\/MICRO.2007.4408241"},{"key":"2019100516191942400_B8","unstructured":"Gelsinger, P., 2001, \u201cMicroprocessors for the New Millennium: Challenges, Opportunities, and New Frontiers,\u201d Proceedings of the International Solid State Circuits Conference (ISSCC)."},{"volume-title":"A Framework for the Integrated Design of Mechatronic Products","year":"2009","key":"2019100516191942400_B9"},{"volume-title":"Product Lifecycle Management: State-of-the-Art and Future Perspectives","year":"2009","key":"2019100516191942400_B10"},{"year":"2004","key":"2019100516191942400_B11","article-title":"Toward Automatic Context-Based Attribute Assignment for Semantic File Systems"},{"volume-title":"The Engineering Design of Systems: Models and Methods","year":"2009","key":"2019100516191942400_B12"},{"key":"2019100516191942400_B13","unstructured":"Shah, A., Schaefer, D., and Paredis, C., 2009, \u201cEnabling Multi-View Modeling With SysML,\u201d Proceedings of the International Conference on Product Lifecycle Management."},{"volume-title":"A Practical Guide to SysML","year":"2009","key":"2019100516191942400_B14"},{"volume-title":"Principles of Object-Oriented Modeling and Simulation With Modelica 2.1","year":"2004","key":"2019100516191942400_B15"},{"key":"2019100516191942400_B16","doi-asserted-by":"crossref","unstructured":"Li, Z., Raskin, V., and Ramani, K., 2007, \u201cDeveloping Ontologies for Engineering Information Retrieval,\u201d Proceedings of the ASME International Design Engineering Technical Conference and Computers and Information in Engineering Conference, ASME, Las Vegas, Nevada.","DOI":"10.1115\/DETC2007-34530"},{"key":"2019100516191942400_B17","doi-asserted-by":"crossref","unstructured":"Lim, S., Liu, Y., and Lee, W., 2009, \u201cFaceted Search and Retrieval Based on Semantically Annotated Product Family Ontology,\u201d Proceedings of the WSDM Workshop on Exploiting Semantic Annotations in Information Retrieval, ACM, Barcelona, Spain.","DOI":"10.1145\/1506250.1506254"},{"volume-title":"Conceptual Structures: Information Processing in Mind and Machine","year":"1984","key":"2019100516191942400_B18"},{"key":"2019100516191942400_B19","doi-asserted-by":"crossref","unstructured":"Ngo, H., Bac, C., Silber-Chaussumier, F., and Le, T., 2007, \u201cTowards Ontology-Based Semantic File Systems,\u201d Proceedings of the IEEE International Conference on Research, Innovation, and Vision for the Future, IEEE, Hanoi, Vietnam.","DOI":"10.1109\/RIVF.2007.369129"},{"key":"2019100516191942400_B20"},{"key":"2019100516191942400_B21","doi-asserted-by":"crossref","first-page":"690","DOI":"10.1109\/TNET.2005.850216","article-title":"Fast Incremental Updates for Pipelined Forwarding Engines","volume":"13","year":"2005","journal-title":"IEEE\/ACM Trans. Netw."},{"key":"2019100516191942400_B22","doi-asserted-by":"crossref","unstructured":"Hasan, J., and Vijaykumar, T., 2005, \u201cDynamic Pipelining: Making IP Lookup Truly Scalable,\u201d Proceedings of the ACM SIGCOMM, pp. 205\u2013216.","DOI":"10.1145\/1090191.1080116"},{"key":"2019100516191942400_B23","doi-asserted-by":"crossref","unstructured":"He, X., Peddersen, J., and Parameswaran, S., 2009, \u201cLOP: A Novel SRAM-Based Architecture for Low Power and High Throughput Packet Classification,\u201d Proceedings of the 7th IEEE\/ACM International Conference on Hardware\/Software Codesign and System Synthesis, CODES+ISSS '09, ACM, pp. 137\u2013146.","DOI":"10.1145\/1629435.1629455"},{"key":"2019100516191942400_B24","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/TC.2007.250621","article-title":"Efficient Construction of Pipelined Multibit-Trie Router-Tables","volume":"56","year":"2007","journal-title":"IEEE Trans. Comput."},{"key":"2019100516191942400_B25","unstructured":"Chang, F., Dean, J., Ghemawat, S., Hsieh, W., Wallach, D., Burrows, M., Chandra, T., Fikes, A., and Gruber, R., 2006, \u201cBigtable: A Distributed Storage System for Structured Data,\u201d Seventh Symposium on Operating System Design and Implementation (OSDI\u201906)."},{"key":"2019100516191942400_B26","first-page":"137","article-title":"Redundant Bit Vectors for Quickly Searching High-Dimensional Regions","volume-title":"Deterministic and Statistical Methods in Machine Learning","year":"2005"},{"key":"2019100516191942400_B27","doi-asserted-by":"crossref","unstructured":"He, X., Peddersen, J., and Parameswaran, S., 2009, \u201cLOP_RE: Range Encoding for Low Power Packet Classification,\u201d IEEE 34th Conference on Local Computer Networks (LCN\u201909), pp. 137\u2013144.","DOI":"10.1109\/LCN.2009.5355199"},{"key":"2019100516191942400_B28","doi-asserted-by":"crossref","first-page":"778","DOI":"10.1016\/j.jpdc.2009.04.001","article-title":"Sequence-Preserving Parallel IP Lookup Using Multiple SRAM-Based Pipelines","volume":"69","year":"2009","journal-title":"J. Parallel Distrib. Comput."},{"key":"2019100516191942400_B29","doi-asserted-by":"crossref","unstructured":"Jiang, W., and Prasanna, V. K., 2007, \u201cA Memory-Balanced Linear Pipeline Architecture for Trie-Based IP Lookup,\u201d Symposium on High-Performance Interconnects, pp. 83\u201390.","DOI":"10.1109\/HOTI.2007.4296811"},{"key":"2019100516191942400_B30","doi-asserted-by":"crossref","first-page":"712","DOI":"10.1109\/JSSC.2005.864128","article-title":"Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey","volume":"41","year":"2006","journal-title":"IEEE J. Solid-State Circuits"},{"edition":"3rd ed.","volume-title":"Computer Architecture: A Quantitative Approach","year":"2003","key":"2019100516191942400_B31"},{"year":"1994","key":"2019100516191942400_B32","article-title":"An Enhanced Access and Cycle Time Model for On-Chip Caches"},{"year":"2000","key":"2019100516191942400_B33","article-title":"cacti 2.0: An Integrated Cache Timing and Power Model"},{"year":"2001","key":"2019100516191942400_B34","article-title":"cacti 3.0: An Integrated Cache Timing, Power, and Area Model"},{"year":"2006","key":"2019100516191942400_B35","article-title":"cacti 4.0"},{"year":"2008","key":"2019100516191942400_B36","article-title":"cacti 5.1"},{"year":"2009","key":"2019100516191942400_B37","article-title":"cacti 6.0: A Tool to Model Large Caches"},{"issue":"4","key":"2019100516191942400_B38","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1145\/1964218.1964229","article-title":"A Framework for Architecture-Level Power, Area, and Thermal Simulation and Its Application to Network-on-Chip Design Exploration","volume":"38","year":"2011","journal-title":"SIGMETRICS Perform. Eval. Rev."},{"key":"2019100516191942400_B39","unstructured":"Wang, H.-S., Zhu, X., Peh, L.-S., and Malik, S., 2002, \u201cOrion: A Power-Performance Simulator for Interconnection Networks,\u201d Proceedings of the 35th Annual ACM\/IEEE International Symposium on Microarchitecture, MICRO 35, IEEE Computer Society Press, Istanbul, Turkey, pp. 294\u2013305."},{"key":"2019100516191942400_B40","doi-asserted-by":"crossref","unstructured":"Kahng, A. B., Li, B., Peh, L.-S., and Samadi, K., 2009, \u201cORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration,\u201d Proceedings of the Conference on Design, Automation and Test in Europe, DATE \u201909, European Design and Automation Association, Yokohama, Japan, pp. 423\u2013428.","DOI":"10.1109\/DATE.2009.5090700"},{"key":"2019100516191942400_B41","doi-asserted-by":"crossref","unstructured":"Li, S., Ahn, J., Strong, R., Brockman, J., Tullsen, D., and Jouppi, N., 2009, \u201cMcPat: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures,\u201d Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 42, ACM, New York.","DOI":"10.1145\/1669112.1669172"},{"key":"2019100516191942400_B42","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., and Martonosi, M., 2000, \u201cWaatch: A Framework for Architectural-Level Power Analysis and Optimizations,\u201d Proceedings of the 27th International Symposium on Computer Architecture (ISCA), pp. 83\u201394.","DOI":"10.1145\/339647.339657"},{"year":"2004","key":"2019100516191942400_B43","article-title":"ecacti: An Enhanced Power Estimation Model for On-Chip Caches"},{"author":"HP-Labs","key":"2019100516191942400_B44"}],"container-title":["Journal of Computing and Information Science in Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/asmedigitalcollection.asme.org\/computingengineering\/article-pdf\/doi\/10.1115\/1.4007405\/6098727\/031009_1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"http:\/\/asmedigitalcollection.asme.org\/computingengineering\/article-pdf\/doi\/10.1115\/1.4007405\/6098727\/031009_1.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,5]],"date-time":"2019-10-05T20:19:35Z","timestamp":1570306775000},"score":1,"resource":{"primary":{"URL":"https:\/\/asmedigitalcollection.asme.org\/computingengineering\/article\/doi\/10.1115\/1.4007405\/370776\/A-Semantic-Association-Hardware-Acceleration"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8,31]]},"references-count":44,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,9,1]]}},"URL":"https:\/\/doi.org\/10.1115\/1.4007405","relation":{},"ISSN":["1530-9827","1944-7078"],"issn-type":[{"type":"print","value":"1530-9827"},{"type":"electronic","value":"1944-7078"}],"subject":[],"published":{"date-parts":[[2012,8,31]]},"article-number":"031009"}}