{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T17:12:55Z","timestamp":1730308375288,"version":"3.28.0"},"reference-count":9,"publisher":"SPIE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12,8]]},"DOI":"10.1117\/12.2228814","type":"proceedings-article","created":{"date-parts":[[2015,12,9]],"date-time":"2015-12-09T18:31:19Z","timestamp":1449685879000},"page":"98751T","source":"Crossref","is-referenced-by-count":0,"title":["An energy-efficient SIMD DSP with multiple VLIW configurations and an advanced memory access unit for LTE-A modem LSIs"],"prefix":"10.1117","volume":"9875","author":[{"given":"Mitsuru","family":"Tomono","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Makiko","family":"Ito","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshitaka","family":"Nomura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Makoto","family":"Mouri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshio","family":"Hirose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"189","reference":[{"unstructured":"3GPP, \u201cTechnical Specification and Technical Reports for a UTRAN-based 3GPP system,\u201d http:\/\/www.3gpp.org\/specifications","key":"c1"},{"key":"c2","first-page":"195","article-title":"A Vector Coprocessor Architecture for Embedded Systems","author":"Ge","year":"2011"},{"key":"c3","first-page":"1","article-title":"A Novel Processor Design Flow Using Processor Description Language Applied to a Vector Coprocessor","author":"Ito","year":"2013"},{"year":"2012","author":"Gardner","article-title":"Ceva Exposes DSP Six Pack","key":"c4"},{"year":"2013","author":"Gwennap","article-title":"Tegra 4i Expands Market","key":"c5"},{"key":"c6","first-page":"151","article-title":"A DSP Architecture Optimized for Wireless Baseband","author":"Rowen","year":"2009"},{"year":"2009","author":"Halfhill","article-title":"Tensilica Plays Baseband","key":"c7"},{"issue":"2","key":"c8","first-page":"60","article-title":"Xtensa: a configurable and extensible processor","volume":"20","author":"Gonzalez","year":"2000"},{"year":"2004","author":"Rowen","article-title":"Engineering the Complex SOC: Fast, Flexible Design with Configurable Processors","key":"c9"}],"event":{"name":"Eighth International Conference on Machine Vision","location":"Barcelona, Spain"},"container-title":["SPIE Proceedings","Eighth International Conference on Machine Vision (ICMV 2015)"],"original-title":[],"deposited":{"date-parts":[[2018,9,29]],"date-time":"2018-09-29T00:50:31Z","timestamp":1538182231000},"score":1,"resource":{"primary":{"URL":"http:\/\/proceedings.spiedigitallibrary.org\/proceeding.aspx?doi=10.1117\/12.2228814"}},"subtitle":[],"editor":[{"given":"Antanas","family":"Verikas","sequence":"first","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]},{"given":"Petia","family":"Radeva","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]},{"given":"Dmitry","family":"Nikolaev","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2015,12,8]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1117\/12.2228814","relation":{},"ISSN":["0277-786X"],"issn-type":[{"type":"print","value":"0277-786X"}],"subject":[],"published":{"date-parts":[[2015,12,8]]}}}