{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T10:19:15Z","timestamp":1773656355354,"version":"3.50.1"},"reference-count":36,"publisher":"Pleiades Publishing Ltd","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Autom Remote Control"],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1134\/s0005117917020096","type":"journal-article","created":{"date-parts":[[2017,2,10]],"date-time":"2017-02-10T23:14:35Z","timestamp":1486768475000},"page":"300-312","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":25,"title":["New structures of the concurrent error detection systems for logic circuits"],"prefix":"10.1134","volume":"78","author":[{"given":"V. V.","family":"Sapozhnikov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vl. V.","family":"Sapozhnikov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D. V.","family":"Efanov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V. V.","family":"Dmitriev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"137","published-online":{"date-parts":[[2017,2,12]]},"reference":[{"issue":"11","key":"581_CR1","first-page":"1551","volume":"42","author":"E.V. Slabakov","year":"1981","unstructured":"Slabakov, E.V. and Sogomonyan, E.S., Self-check Computing Devices and Systems (A Survey), Autom. Remote Control, 1981, vol. 42, no. 11, pp. 1551\u20131566.","journal-title":"Autom. Remote Control"},{"key":"581_CR2","volume-title":"Samoproveryaemye ustroistva i otkazoustoichivye sistemy","author":"E.S. Sogomonyan","year":"1989","unstructured":"Sogomonyan, E.S. and Slabakov, E.V., Samoproveryaemye ustroistva i otkazoustoichivye sistemy (Selftesting Devices and Failsafe Systems), Moscow: Radio i Svyaz\u2019, 1989."},{"key":"581_CR3","volume-title":"Samoproveryaemye diskretnye ustroistva","author":"V.V. Sapozhnikov","year":"1992","unstructured":"Sapozhnikov, V.V. and Sapozhnikov, Vl.V., Samoproveryaemye diskretnye ustroistva (Self-testing Discrete Devices), St. Petersburg: Energoatomizdat, 1992."},{"key":"581_CR4","volume-title":"Fault-Tolerant Computer System Design","author":"D.K. Pradhan","year":"1996","unstructured":"Pradhan, D.K., Fault-Tolerant Computer System Design, New York: Prentice Hall, 1996."},{"key":"581_CR5","doi-asserted-by":"publisher","first-page":"783","DOI":"10.1109\/43.644041","volume":"16","author":"N.A. Touba","year":"1997","unstructured":"Touba, N.A. and McCluskey, E.J., Logic Synthesis of Multilevel Circuits with Concurrent Error Detection, IEEE Trans. Comput.-Aided Design Integrat., 1997, vol. 16, pp. 783\u2013789.","journal-title":"IEEE Trans. Comput.-Aided Design Integrat."},{"key":"581_CR6","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1023\/A:1008244815697","volume":"12","author":"M. Nicolaidis","year":"1998","unstructured":"Nicolaidis, M. and Zorian, Y., On-line Testing for VLSI\u2014A Compendium of Approaches, J. Electron. Testing: Theory Appl., 1998, no. 12, pp. 7\u201320.","journal-title":"J. Electron. Testing: Theory Appl."},{"issue":"1","key":"581_CR7","doi-asserted-by":"publisher","first-page":"47","DOI":"10.1155\/2000\/46578","volume":"11","author":"A.Yu. Matrosova","year":"2000","unstructured":"Matrosova, A.Yu., Levin, I., and Ostanin, S.A., Self-Checking Synchronous FSM Network Design with Low Overhead, VLSI Design, 2000, vol. 11, no. 1, pp. 47\u201358.","journal-title":"VLSI Design"},{"key":"581_CR8","first-page":"985","volume-title":"October 3\u20135","author":"S. Mitra","year":"2000","unstructured":"Mitra, S. and McClaskey, E.J., Which Concurrent Error Detection Scheme to Choose?, in Proc. Int. Test Conf., 2000, USA, Atlantic City, October 3\u20135, 2000, pp. 985\u2013994."},{"key":"581_CR9","volume-title":"Self-Checking and Fault-Tolerant Digital Design","author":"P.K. Lala","year":"2001","unstructured":"Lala, P.K., Self-Checking and Fault-Tolerant Digital Design, San Francisco: Morgan Kaufmann, 2001."},{"key":"581_CR10","doi-asserted-by":"crossref","unstructured":"Levin, I., Ostrovsky, V., Keren, O., and Sinelnikov, V., Cascade Scheme for Concurrent Errors Detection, in Proc. 9th EUROMICRO Conf. Digital Syst. Design (DSD\u201906), pp. 359\u2013368.","DOI":"10.1109\/DSD.2006.31"},{"key":"581_CR11","doi-asserted-by":"publisher","DOI":"10.1002\/0471792748","volume-title":"Code Design for Dependable Systems: Theory and Practical Applications","author":"E. Fujiwara","year":"2006","unstructured":"Fujiwara, E., Code Design for Dependable Systems: Theory and Practical Applications, New Jersey: Wiley, 2006."},{"key":"581_CR12","volume-title":"System-on-Chip Test Architectures: Nanometer Design for Testability","author":"L.-T. Wang","year":"2008","unstructured":"Wang, L-T., Stroud, C.E., and Touba, N.A., System-on-Chip Test Architectures: Nanometer Design for Testability, San Francisco: Morgan Kaufmann, 2008."},{"key":"581_CR13","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-60960-212-3","volume-title":"Design and Test Technology for Dependable Systems-on-Chip","author":"R. Ubar","year":"2011","unstructured":"Ubar, R., Raik, J., and Vierhaus, H.-T., Design and Test Technology for Dependable Systems-on-Chip (Premier Reference Source), Hershey: IGI Global, 2011."},{"key":"581_CR14","volume-title":"Osnovy tekhnicheskoi diagnostiki (optimizatsiya algoritmov diagnostirovaniya, apparaturnye sredstva)","author":"P.P. Parkhomenko","year":"1981","unstructured":"Parkhomenko, P.P. and Sogomonyan, E.S., Osnovy tekhnicheskoi diagnostiki (optimizatsiya algoritmov diagnostirovaniya, apparaturnye sredstva) (Fundamentals of the Technical Diagnosis (Diagnostic Algorithm Optimization, Hardware Facilities)), Moscow: Energoatomizdat, 1981."},{"key":"581_CR15","volume-title":"SIS: A System for Sequential Circuit Synthesis","author":"E.M. Sentovich","year":"1992","unstructured":"Sentovich, E.M., Singh, K.J., Lavagno, L., et al., SIS: A System for Sequential Circuit Synthesis, Electron. Res. Labor., Department Electr. Engin. and Comput. Sci., California Univ., Berkeley, May 4, 1992."},{"key":"581_CR16","first-page":"6","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD\u201994)","author":"W. Kunz","year":"1994","unstructured":"Kunz, W. and Menon, P.R., Multi-Level Logic Optimization by Implication Analysis, in Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD\u201994), San Jose, CA, November, 1994, pp. 6\u201313."},{"issue":"9","key":"581_CR17","first-page":"1362","volume":"40","author":"G.P. Aksjonova","year":"1979","unstructured":"Aksjonova, G.P., Necessary and Sufficient Conditions for Design of Completely Checkable Modulo 2 Convolution Circuits, Autom. Remote Control, 1979, vol. 40, no. 9, pp. 1362\u20131369.","journal-title":"Autom. Remote Control"},{"key":"581_CR18","doi-asserted-by":"publisher","first-page":"315","DOI":"10.1109\/VTS.2005.80","volume-title":"in Proc. 23rd IEEE VLSI Test Sympos. (VTS\u201905)","author":"S. Ghosh","year":"2005","unstructured":"Ghosh, S., Basu, S., and Touba, N.A., Synthesis of Low Power CED Circuits Based on Parity Codes, in Proc. 23rd IEEE VLSI Test Sympos. (VTS\u201905), 2005, pp. 315\u2013320."},{"key":"581_CR19","first-page":"62","volume":"5","author":"G.P. Aksenova","year":"2008","unstructured":"Aksenova, G.P., On Functional Checking of the Discrete Devices under Imprecise Data, Probl. Upravlen., 2008, no. 5, pp. 62\u201366.","journal-title":"Probl. Upravlen."},{"issue":"1","key":"581_CR20","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1016\/S0019-9958(61)80037-5","volume":"4","author":"J.M. Berger","year":"1961","unstructured":"Berger, J.M., A Note on Error Detecting Codes for Asymmetric Channels, Inform. Control, 1961, vol. 4, no. 1, pp. 68\u201373.","journal-title":"Inform. Control"},{"issue":"2\u20133","key":"581_CR21","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1016\/S0019-9958(61)80024-7","volume":"4","author":"J.M. Berger","year":"1961","unstructured":"Berger, J.M., A Note on Burst Detecting Sum Codes, Inform. Control, 1961, vol. 4, nos. 2\u20133, pp. 297\u2013299.","journal-title":"Inform. Control"},{"key":"581_CR22","first-page":"370","volume-title":"Proc. 17th IEEE VLSI Test Sympos.","author":"D. Das","year":"1999","unstructured":"Das, D. and Touba, N.A., Weight-Based Codes and Their Application to Concurrent Error Detection of Multilevel Circuits, in Proc. 17th IEEE VLSI Test Sympos., USA, CA, Dana Point, April 25\u201329, 1999, pp. 370\u2013376."},{"key":"581_CR23","doi-asserted-by":"publisher","first-page":"210","DOI":"10.1109\/ATS.2004.77","volume-title":"Proc. 13th Asian Test Sympos.","author":"S. Ghosh","year":"2004","unstructured":"Ghosh, S., Lai, K.W., Jone, W.B., and Chang, S.C., Scan Chain Fault Identification UsingWeight-Based Codes for SoC Circuits, in Proc. 13th Asian Test Sympos., Taiwan, Kenting, November 15\u201317, 2004, pp. 210\u2013215."},{"key":"581_CR24","first-page":"141","volume-title":"Proc. 13 IEEE East-West Design & Test Sympos. (EWDTS\u20192015)","author":"D. Efanov","year":"2015","unstructured":"Efanov, D., Sapozhnikov, V., Sapozhnikov, Vl., and Nikitin, D., Sum Code Formation with Minimum Total Number of Undetectable Errors in Data Vectors, in Proc. 13 IEEE East-West Design & Test Sympos. (EWDTS\u20192015), Batumi, Georgia, September 26\u201329, 2015, pp. 141\u2013148."},{"key":"581_CR25","first-page":"693","volume-title":"Proc. 4 Int. Conf. Unconvent. Electromech. Electr. Syst.","author":"V. Saposhnikov","year":"1999","unstructured":"Saposhnikov, V. and Saposhnikov, Vl., New Code for Fault Detection in Logic Circuits, in Proc. 4 Int. Conf. Unconvent. Electromech. Electr. Syst., St. Petersburg: Russia, June 21\u201324, 1999, pp. 693\u2013696."},{"key":"581_CR26","first-page":"21","volume-title":"Proc. 7 IEEE East-West Design & Test Workshop (EWDTW\u20192007)","author":"V. Mehov","year":"2007","unstructured":"Mehov, V., Saposhnikov, V., Sapozhnikov, Vl., and Urganskov, D., Concurrent Error Detection Based on New Code with Modulo Weighted Transitions between Information Bits, in Proc. 7 IEEE East-West Design & Test Workshop (EWDTW\u20192007), Erevan, Armenia, September 25\u201330, 2007, pp. 21\u201326."},{"issue":"8","key":"581_CR27","doi-asserted-by":"publisher","first-page":"1411","DOI":"10.1134\/S0005117908080134","volume":"69","author":"V.B. Mekhov","year":"2008","unstructured":"Mekhov, V.B., Sapozhnikov, V.V., and Sapozhnikov, Vl.V., Checking of Combinational Circuits Basing on Modification Sum Codes, Autom. Remote Control, 2008, vol. 69, no. 8, pp. 1411\u20131422.","journal-title":"Autom. Remote Control"},{"key":"581_CR28","volume-title":"Logic Synthesis and Optimization Benchmarks User Guide: Version 3.0","author":"S. Yang","year":"1991","unstructured":"Yang, S., Logic Synthesis and Optimization Benchmarks User Guide: Version 3.0, Technical Report 1991-IWLS-UG-Saeyang, MCNC, 1991."},{"key":"581_CR29","unstructured":"Collection of Digital Design Benchmarks. http:\/\/ddd.fit.cvut.cz\/prj\/Benchmarks\/."},{"issue":"6","key":"581_CR30","first-page":"17","volume":"34","author":"A.A. Blyudov","year":"2012","unstructured":"Blyudov, A.A., Efanov, D.V., Sapozhnikov, V.V., and Sapozhnikov, Vl.V., Construction of a Modified Berger Code with Minimal Number of Nondetectable Errors of Data Digits, Elektron. Model., 2012, vol. 34, no. 6, pp. 17\u201329.","journal-title":"Elektron. Model."},{"issue":"6","key":"581_CR31","doi-asserted-by":"publisher","first-page":"1117","DOI":"10.1134\/S0005117910060123","volume":"71","author":"D.V. Efanov","year":"2010","unstructured":"Efanov, D.V., Sapozhnikov, V.V., and Sapozhnikov, Vl.V., On Summation Code Properties in Functional Control Circuits, Autom. Remote Control, 2010, vol. 71, no. 6, pp. 1117\u20131123.","journal-title":"Autom. Remote Control"},{"key":"581_CR32","first-page":"114","volume-title":"Proc. 10 IEEE East-West Design & Test Sympos. (EWDTS\u20192012)","author":"A. Blyudov","year":"2012","unstructured":"Blyudov, A., Efanov, D., Sapozhnikov, V., and Sapozhnikov, Vl., Properties of Code with Summation for Logical Circuit Test Organization, in Proc. 10 IEEE East-West Design & Test Sympos. (EWDTS\u20192012), Kharkov, Ukraine, September 14\u201317, 2012, pp. 114\u2013117."},{"issue":"6","key":"581_CR33","doi-asserted-by":"publisher","first-page":"1020","DOI":"10.1134\/S0005117913060118","volume":"74","author":"A.A. Blyudov","year":"2013","unstructured":"Blyudov, A.A., Efanov, D.V., Sapozhnikov, V.V., and Sapozhnikov, Vl.V., Summation Codes for Organization of Control of Combinational Circuits, Autom. Remote Control, 2013, vol. 74, no. 6, pp. 1020\u20131028.","journal-title":"Autom. Remote Control"},{"key":"581_CR34","first-page":"261","volume-title":"Proc. 11 IEEE East-West Design & Test Sympos. (EWDTS\u20192013)","author":"D. Efanov","year":"2013","unstructured":"Efanov, D., Sapozhnikov, V., Sapozhnikov, Vl., and Blyudov, A., On the Problem of Selection of Code with Summation for Combinational Circuit Test Organization, in Proc. 11 IEEE East-West Design & Test Sympos. (EWDTS\u20192013), Rostov-on-Don, Russia, September 27\u201330, 2013, pp. 261\u2013266."},{"issue":"8","key":"581_CR35","doi-asserted-by":"publisher","first-page":"1460","DOI":"10.1134\/S0005117914080098","volume":"75","author":"A.A. Blyudov","year":"2014","unstructured":"Blyudov, A.A., Efanov, D.V., Sapozhnikov, V.V., and Sapozhnikov, Vl.V., On Codes with Summation of Unit Bits in Concurrent Error Detection Systems, Autom. Remote Control, 2014, vol. 75, no. 8, pp. 1460\u20131470.","journal-title":"Autom. Remote Control"},{"issue":"1","key":"581_CR36","first-page":"84","volume":"1","author":"V.V. Sapozhnikov","year":"2015","unstructured":"Sapozhnikov, V.V., Sapozhnikov, Vl.V., and Efanov, D.V., Code with Summation in the Design of Railway Systems of Automation and Remote Control Based on Programmable Logic Integral Circuits, Avtomat. Transport, 2015, vol. 1, no. 1, pp. 84\u2013107.","journal-title":"Avtomat. Transport"}],"container-title":["Automation and Remote Control"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1134\/S0005117917020096.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1134\/S0005117917020096","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1134\/S0005117917020096.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T22:25:29Z","timestamp":1773613529000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1134\/S0005117917020096"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":36,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,2]]}},"alternative-id":["581"],"URL":"https:\/\/doi.org\/10.1134\/s0005117917020096","relation":{},"ISSN":["0005-1179","1608-3032"],"issn-type":[{"value":"0005-1179","type":"print"},{"value":"1608-3032","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,2]]},"assertion":[{"value":"8 June 2015","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 February 2017","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}