{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T23:22:56Z","timestamp":1773616976715,"version":"3.50.1"},"reference-count":15,"publisher":"Pleiades Publishing Ltd","issue":"11","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Autom Remote Control"],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1134\/s0005117921110102","type":"journal-article","created":{"date-parts":[[2021,12,22]],"date-time":"2021-12-22T10:15:27Z","timestamp":1640168127000},"page":"1949-1965","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Constructing a Sequence Detecting Robustly Testable Path Delay Faults in Sequential Circuits"],"prefix":"10.1134","volume":"82","author":[{"given":"A. Yu.","family":"Matrosova","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. V.","family":"Chernyshov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O. Kh.","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E. A.","family":"Nikolaeva","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"137","published-online":{"date-parts":[[2021,12,22]]},"reference":[{"key":"2206_CR1","doi-asserted-by":"crossref","unstructured":"Matrosova, A., Ostanin, S., and Chernyshov, S., Masking robust testable\nPDFs, Proc. 2019 IEEE East-West Des. & Test Symp.\n(EWDTS) (Batumi, September 13\u201316, 2019), Kharkov: IEEE, 2019,\npp. 420\u2013423.","DOI":"10.1109\/EWDTS.2019.8884420"},{"issue":"5","key":"2206_CR2","doi-asserted-by":"publisher","first-page":"615","DOI":"10.1007\/s11182-019-01784-y","volume":"62","author":"A.Yu. Matrosova","year":"2019","unstructured":"Matrosova, A.Yu., Andreeva, V.V., Tychinskiy, V.Z., and Goshin, G.G.,\nApplying ROBDDs for delay testing of logical circuits, Russ.\nPhys. J., 2019, vol. 62, no. 5, pp. 615\u2013621.","journal-title":"Russ. Phys. J."},{"key":"2206_CR3","doi-asserted-by":"crossref","unstructured":"Lindgren, P., Kerttu, M., Thornton, M., and Drechsler, R., Low power\noptimization technique for BDD mapped circuits, Proc. 2001 Asia\nSouth Pac. Des. Autom. Conf. (ASP-DAC \u201901). Assoc. Comput. Mach. (New\nYork), pp. 615\u2013621.","DOI":"10.1145\/370155.370564"},{"key":"2206_CR4","doi-asserted-by":"crossref","unstructured":"Shelar, R.S. and Sapatnekar, S.S., An efficient algorithm for low power pass\ntransistor logic synthesis, Proc. ASP-DAC\/VLSI Design 2002. 7th\nAsia South Pac. Des. Autom. Conf. and 15h Int. Conf. VLSI Des. (Bangalore,\nIndia, 2002), pp. 87\u201392.","DOI":"10.1109\/ASPDAC.2002.994890"},{"key":"2206_CR5","doi-asserted-by":"crossref","unstructured":"Gekas, G., Nikolos, D., Kalligeros, E., and Kavousianos, X., Power aware\ntest-data compression for scan-based testing, ICECS 2005. 12th\nIEEE Int. Conf. Electron. Circuits Syst. (Gammarth, Tunisia, 2005),\npp. 1\u20134.","DOI":"10.1109\/ICECS.2005.4633432"},{"key":"2206_CR6","doi-asserted-by":"crossref","unstructured":"Tudu, J.T., Larsson, E., Singh, V., and Agrawal, V.D., On minimization of\npeak power for scan circuit during test, Test Symp. 2009 14th IEEE\nEur. (2009), pp. 25\u201330.","DOI":"10.1109\/ETS.2009.36"},{"key":"2206_CR7","doi-asserted-by":"crossref","unstructured":"Kotasek, Z., Skarvada, J., and Strnadel, J., Reduction of power dissipation\nthrough parallel optimization of test vector and scan register sequences, IEEE Int. Symp. Des. Diagn. Electron. Circuits Syst. (2010),\npp. 364\u2013369.","DOI":"10.1109\/DDECS.2010.5491750"},{"key":"2206_CR8","unstructured":"Eichelberger, E.B. and Williams, T.W., A logic design structure for LSI,\nProc. 14th Des. Autom. Conf. (1977),\npp. 462\u2013468."},{"key":"2206_CR9","doi-asserted-by":"crossref","unstructured":"Agrawal, V.D., Cheng, K.T., and Johnson, D.D., Designing circuits with\npartial scan, IEEE Des. Test Comput. (1988),\npp. 8\u201315.","DOI":"10.1109\/54.2032"},{"key":"2206_CR10","doi-asserted-by":"crossref","unstructured":"Matrosova, A.Yu. and Lipskii, V.B., Properties of pairs of test vectors\ndetecting path delay faults in high performance VLSI logical circuits, Autom. Remote Control, 2015, no. 4,\npp. 135\u2013148.","DOI":"10.1134\/S0005117915040104"},{"issue":"3","key":"2206_CR11","first-page":"83","volume":"26\u0431","author":"V.V. Sapozhnikov","year":"2004","unstructured":"Sapozhnikov, V.V., Sapozhnikov, Vl.V., and Lykov, A.A., Analysis theorems\nfor time-delay fault detection, Elektron. Model., 2004,\nvol. 26\u0431, no. 3, pp. 83\u201393.","journal-title":"Elektron. Model."},{"issue":"5","key":"2206_CR12","doi-asserted-by":"publisher","first-page":"994","DOI":"10.1007\/s11182-018-1488-1","volume":"61","author":"A.Yu. Matrosova","year":"2018","unstructured":"Matrosova, A.Yu., Andreeva, V.V., and Nikolaeva, E.A., Finding test pairs for\nPDFs in logic circuits based on using operations on ROBDDs, Russ.\nPhys. J., 2018, vol. 61, no. 5, pp. 994\u2013999.","journal-title":"Russ. Phys. J."},{"key":"2206_CR13","doi-asserted-by":"crossref","unstructured":"Efanov, D., Sapozhnikov, V., Sapozhnikov, Vl., and Nikitin, D., Sum code\nformation with minimum total number of undetectable errors in data vectors, Proc. 13th IEEE East-West Des. & Test Symp.\n(EWDTS\u20182015) (Batumi, Georgia, September 26\u201329, 2015),\npp. 141\u2013148.","DOI":"10.1109\/EWDTS.2015.7493112"},{"issue":"1","key":"2206_CR14","first-page":"5","volume":"52","author":"D.V. Efanov","year":"2018","unstructured":"Efanov, D.V., Sapozhnikov, V., and Sapozhnikov, Vl., Two-modulus codes\nwith summation of one-data bits for technical diagnostics of discrete systems, Autom. Control Comput. Sci., 2018, vol. 52, no. 1,\npp. 5\u201321.","journal-title":"Autom. Control Comput. Sci."},{"key":"2206_CR15","doi-asserted-by":"crossref","unstructured":"Matrosova, A., Andreeva, V., and Melnikov, A., ROBDDs application for\nfinding the shortest transfer sequence of sequential circuit or only revealing existence of this\nsequence without deriving the sequence itself, Proc. IEEE East-West\nDes. & Test Symp. (EWDTS\u20192016), Yerevan: IEEE Comput. Soc., 2016,\npp. 513\u2013516.","DOI":"10.1109\/EWDTS.2016.7807674"}],"container-title":["Automation and Remote Control"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1134\/S0005117921110102.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1134\/S0005117921110102","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1134\/S0005117921110102.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T22:30:41Z","timestamp":1773613841000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1134\/S0005117921110102"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11]]},"references-count":15,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2021,11]]}},"alternative-id":["2206"],"URL":"https:\/\/doi.org\/10.1134\/s0005117921110102","relation":{},"ISSN":["0005-1179","1608-3032"],"issn-type":[{"value":"0005-1179","type":"print"},{"value":"1608-3032","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11]]},"assertion":[{"value":"22 May 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 February 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 March 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 December 2021","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}