{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T23:23:23Z","timestamp":1773617003147,"version":"3.50.1"},"reference-count":20,"publisher":"Pleiades Publishing Ltd","issue":"2","license":[{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Autom Remote Control"],"published-print":{"date-parts":[[2022,2]]},"DOI":"10.1134\/s0005117922020084","type":"journal-article","created":{"date-parts":[[2022,4,11]],"date-time":"2022-04-11T07:07:12Z","timestamp":1649660832000},"page":"264-272","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Approximate Evaluation of the Efficiency of Synchronous and Self-Timed Methodologies in Problems of Designing Failure-Tolerant Computing and Control Systems"],"prefix":"10.1134","volume":"83","author":[{"given":"I. A.","family":"Sokolov","sequence":"first","affiliation":[]},{"given":"Yu. A.","family":"Stepchenkov","sequence":"additional","affiliation":[]},{"given":"Yu. V.","family":"Rogdestvenski","sequence":"additional","affiliation":[]},{"given":"Yu. G.","family":"Diachenko","sequence":"additional","affiliation":[]}],"member":"137","published-online":{"date-parts":[[2022,4,11]]},"reference":[{"key":"2246_CR1","volume-title":"Analiz nadezhnosti otkazoustoichivykh upravlyayushchikh vychislitel\u2019nykh sistem (Reliability Analysis of Failure-Tolerant Control Computing Systems)","author":"V.C. Viktorova","year":"2016","unstructured":"Viktorova, V.C., Lubkov, N.V., and Stepanyants, A.S., Analiz\nnadezhnosti otkazoustoichivykh upravlyayushchikh vychislitel\u2019nykh sistem (Reliability\nAnalysis of Failure-Tolerant Control Computing Systems), Moscow: Inst. Probl. Upr. Ross.\nAkad. Nauk, 2016.\n https:\/\/www.ipu.ru\/sites\/default\/files\/card_file\/VLS.pdf\n."},{"key":"2246_CR2","volume-title":"Concurrent Hardware: the Theory and Practice of Self-Timed Design","author":"M. Kishinevsky","year":"1994","unstructured":"Kishinevsky, M., Kondratyev, A., Taubin, A., and Varshavsky, V., Concurrent Hardware: the Theory and Practice of Self-Timed\nDesign, New York: John Wiley & Sons, 1994."},{"key":"2246_CR3","doi-asserted-by":"crossref","unstructured":"Zakharov, V., Stepchenkov, Y., Diachenko, Y., and Rogdestvenski, Y.,\nSelf-timed circuitry retrospective, Int. Conf. Eng. Technol. Comput.\nSci. (EnT) (Moscow, 2020), pp. 58\u201364.","DOI":"10.1109\/EnT48576.2020.00018"},{"issue":"5","key":"2246_CR4","doi-asserted-by":"publisher","first-page":"33978","DOI":"10.1109\/ACCESS.2019.2903126","volume":"7","author":"Z. Tabassam","year":"2019","unstructured":"Tabassam, Z., Naqvi, S.R., Akram, T., Alhussein, M., Aurangzeb, K., and\nHaider, S.A., Towards designing asynchronous microprocessors: from specification to tape-out,\nIEEE Access, 2019, vol. 7, no. 5, pp. 33978\u201334003.\nhttps:\/\/doi.org\/10.1109\/ACCESS.2019.2903126","journal-title":"IEEE Access"},{"issue":"1","key":"2246_CR5","doi-asserted-by":"publisher","first-page":"61","DOI":"10.2200\/S00202ED1V01Y200907DCS023","volume":"4","author":"S.C. Smith","year":"2009","unstructured":"Smith, S.C. and Jia, Di., Designing asynchronous circuits using NULL\nConvention Logic (NCL), Synthesis Lect. Digital Circuits\nSyst., 2009, vol. 4, no. 1, pp. 61\u201373.\nhttps:\/\/doi.org\/10.2200\/S00202ED1V01Y200907DCS023","journal-title":"Synthesis Lect. Digital Circuits Syst."},{"key":"2246_CR6","volume-title":"Biblioteka funktsional\u2019nykh yacheek dlya proektirovaniya samosinkhronnykh poluzakaznykh BMK mikroskhem serii 5503\/5507 (Library of Functional Cells for Designing Self-Timed Semicustom Array Chip Microcircuits of the 5503\/5507 Series)","author":"Yu.A. Stepchenkov","year":"2017","unstructured":"Stepchenkov, Yu.A., Denisov, A.N., Diachenko, Yu.G., Grinfel\u2019d, F.I., Filimonenko, O.P.,\nMorozov, N.V., Stepchenkov, D.Yu., and Plekhanov, L.P., Biblioteka\nfunktsional\u2019nykh yacheek dlya proektirovaniya samosinkhronnykh poluzakaznykh BMK mikroskhem\nserii 5503\/5507  (Library of Functional Cells for Designing Self-Timed Semicustom\nArray Chip Microcircuits of the 5503\/5507 Series), Moscow: Tekhnosfera, 2017.  http:\/\/www.technosphera.ru\/lib\/book\/497 ."},{"key":"2246_CR7","doi-asserted-by":"crossref","unstructured":"Lodhi, F.K., Hasan, S., Hasan, O., and Awwad, F., Low power soft error\ntolerant macro synchronous micro asynchronous (MSMA) pipeline, IEEE Comput. Soc. Annu. Symp. VLSI  (Tampa, Florida, USA,\n2014), pp. 601\u2013606.","DOI":"10.1109\/ISVLSI.2014.59"},{"key":"2246_CR8","doi-asserted-by":"crossref","unstructured":"Iturbe, X., Venu, B., Ozer, E., and Das, S., A Triple Core Lock-step (TCLS)\nARM Cortex-R5 processor for safety-critical and ultra-reliable applications, 46th Annu. IEEE\/IFIP Int. Conf. Dependable Syst. Networks Workshop\n(DSN-W) (2016), pp. 246\u2013249.","DOI":"10.1109\/DSN-W.2016.57"},{"key":"2246_CR9","doi-asserted-by":"crossref","unstructured":"Gkiokas, C. and Schoeberl, M.A., Fault-tolerant time-predictable processor,\nIEEE Nordic Circuits Syst. Conf. (NORCAS): NORCHIP Int.\nSympos. System-on-Chip (SoC) (2019), pp. 1\u20136.","DOI":"10.1109\/NORCHIP.2019.8906947"},{"key":"2246_CR10","doi-asserted-by":"crossref","unstructured":"Mavis, D. and Eaton, P., SEU and SET modeling and mitigation in deep\nsubmicron technologies, IEEE Int. Reliability Phys.\nSympos. (Phoenix, Arizona, USA, April 15\u201319, 2007),\npp. 293\u2013305.","DOI":"10.1109\/RELPHY.2007.369907"},{"key":"2246_CR11","doi-asserted-by":"publisher","DOI":"10.31114\/2078-7707-2020-1-82-88","volume-title":"Problemy razrabotki perspektivnykh mikro- i nanoelektronnykh sistem. Vyp. 1 (Problems of Developing Promising Micro- and Nanoelectronic Systems. Issue 1)","author":"Yu.V. Rogdestvenski","year":"2020","unstructured":"Rogdestvenski, Yu.V., Stepchenkov, Yu.A., Diachenko, Yu.G., Morozov, N.V.,\nStepchenkov, D.Yu., and Diachenko, D.Yu., Method for increasing the speed of a self-timed\nmultiplier, in Problemy razrabotki perspektivnykh mikro- i\nnanoelektronnykh sistem. Vyp. 1  (Problems of Developing Promising Micro- and\nNanoelectronic Systems. Issue 1), Moscow: Inst. Probl. Proekt. Mikroelektron., 2020, pp. 82\u201388.\nhttps:\/\/doi.org\/10.31114\/2078-7707-2020-1-82-88"},{"issue":"4","key":"2246_CR12","first-page":"63","volume":"14","author":"I.A. Sokolov","year":"2020","unstructured":"Sokolov, I.A., Stepchenkov, Yu.A., Diachenko, Yu.G., and\nRogdestvenski, Yu.V., Improving the failure tolerance of self-timed circuits, Inf. Primen., 2020, vol. 14, no. 4, pp. 63\u201368.","journal-title":"Inf. Primen."},{"issue":"2","key":"2246_CR13","doi-asserted-by":"publisher","first-page":"44","DOI":"10.25046\/aj050206.","volume":"5","author":"Y.A. Stepchenkov","year":"2020","unstructured":"Stepchenkov, Y.A., Kamenskih, A.N., Diachenko, Y.G., Rogdestvenski, Y.V.,\nand Diachenko, D.Y., Improvement of the natural self-timed circuit tolerance to short-term soft\nerrors, Adv. Sci. Technol. Eng. Syst. J., 2020, vol. 5,\nno. 2, pp. 44\u201356.\nhttps:\/\/doi.org\/10.25046\/aj050206.","journal-title":"Adv. Sci. Technol. Eng. Syst. J."},{"issue":"8","key":"2246_CR14","doi-asserted-by":"publisher","first-page":"1596","DOI":"10.1109\/TNS.2018.2813669","volume":"65","author":"V.V. Emeliyanov","year":"2018","unstructured":"Emeliyanov, V.V., Vatuev, A.S., and Useinov, R.G., Impact of heavy ion\nenergy on charge yield in silicon dioxide, IEEE Trans. Nucl.\nSci., 2018, vol. 65, no. 8, pp. 1596\u20131502.\nhttps:\/\/doi.org\/10.1109\/TNS.2018.2813669","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"2246_CR15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-2113-9","volume-title":"Fault-Tolerant Design","author":"E. Dubrova","year":"2013","unstructured":"Dubrova, E., Fault-Tolerant Design,\nBerlin: Springer, 2013.\nhttps:\/\/doi.org\/10.1007\/978-1-4614-2113-9"},{"key":"2246_CR16","unstructured":"Sokolov, I.A., Zakharov, V.N., Stepchenkov, Yu.A., and Diachenko, Yu.G., RF\nPatent no. 2725778, Self-timed failsafe storage register bit device, Byull. Izobret., 2020, no. 19."},{"key":"2246_CR17","unstructured":"Sokolov, I.A., Zakharov, V.N., Stepchenkov, Yu.A., and Diachenko, Yu.G., RF\nPatent no. 2733263, Self-timed failsafe storage register bit device, Byull. Izobret., 2020, no. 28."},{"key":"2246_CR18","doi-asserted-by":"crossref","unstructured":"Sokolov, I., Stepchenkov, Y., Diachenko, Y., Rogdestvenski, Y., and\nDiachenko, D., Increasing self-timed circuit soft error tolerance, IEEE\nEastWest Design & Test Sympos. (EWDTS) (Varna, Bulgaria, 2020),\npp. 450\u2013454.","DOI":"10.1109\/EWDTS50664.2020.9224705"},{"issue":"6","key":"2246_CR19","doi-asserted-by":"publisher","first-page":"773","DOI":"10.1109\/4.509863","volume":"31","author":"H. Makino","year":"1996","unstructured":"Makino, H., Nakase, Y., Suzuki, H., Morinaka, H., Shinohara, H., and\nMashiko, K., An 8.8 ns 54x54 bit multiplier with high speed redundant binary architecture,\nIEEE J. Solid-State Circuits, 1996, vol. 31, no. 6,\npp. 773\u2013783.\nhttps:\/\/doi.org\/10.1109\/4.509863","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2246_CR20","doi-asserted-by":"crossref","unstructured":"Stepchenkov, Y.A., Diachenko, Y.G., Rogdestvenski, Y.V., Diachenko, D.Yu.,\nand Shikunov, Yu.I., Self-timed multiply-add-subtract unit alternates, IEEE Conf. Russ. Young Researchers Electr. Electron. Eng.\n(EIConRus) (2020), pp. 1864\u20131868.","DOI":"10.1109\/EIConRus49466.2020.9039039"}],"container-title":["Automation and Remote Control"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1134\/S0005117922020084.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1134\/S0005117922020084","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1134\/S0005117922020084.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T22:31:26Z","timestamp":1773613886000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1134\/S0005117922020084"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2]]},"references-count":20,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2022,2]]}},"alternative-id":["2246"],"URL":"https:\/\/doi.org\/10.1134\/s0005117922020084","relation":{},"ISSN":["0005-1179","1608-3032"],"issn-type":[{"value":"0005-1179","type":"print"},{"value":"1608-3032","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,2]]},"assertion":[{"value":"2 August 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 September 2021","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 October 2021","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 April 2022","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}