{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T03:04:46Z","timestamp":1775012686228,"version":"3.50.1"},"reference-count":11,"publisher":"Pleiades Publishing Ltd","issue":"4","license":[{"start":{"date-parts":[[2007,7,1]],"date-time":"2007-07-01T00:00:00Z","timestamp":1183248000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2007,7,1]],"date-time":"2007-07-01T00:00:00Z","timestamp":1183248000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Program Comput Soft"],"published-print":{"date-parts":[[2007,7]]},"DOI":"10.1134\/s0361768807040056","type":"journal-article","created":{"date-parts":[[2007,7,26]],"date-time":"2007-07-26T07:26:31Z","timestamp":1185434791000},"page":"227-237","source":"Crossref","is-referenced-by-count":0,"title":["The Alex language for circuit description"],"prefix":"10.1134","volume":"33","author":[{"given":"Sh. E.","family":"Bozoyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V. S.","family":"Yeghiazaryan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"137","reference":[{"key":"4005_CR1","volume-title":"Verilog HDL: A Guide to Digital Design and Synthesis","author":"S. Palnitkar","year":"1996","unstructured":"Palnitkar, S., Verilog HDL: A Guide to Digital Design and Synthesis, Prentice Hall: SunSoftPress, 1996."},{"key":"4005_CR2","unstructured":"Marshner, F.E., VHDL for Simulation, Synthesis and Formal Verification of Hardware, Moscow, 1995, pp. 1\u201313."},{"issue":"6","key":"4005_CR3","first-page":"158","volume":"57","author":"Sh.E. Bozoyan","year":"1978","unstructured":"Bozoyan, Sh.E., Languages for Describing Functional Circuits, Izv. AN SSSR, Tekh. Kibern., 1978, vol. 57, no. 6, pp. 158\u2013166.","journal-title":"Izv. AN SSSR, Tekh. Kibern."},{"issue":"4","key":"4005_CR4","first-page":"219","volume":"58","author":"Sh.E. Bozoyan","year":"1979","unstructured":"Bozoyan, Sh.E., Adaptation of the Lukasevich Language to the Description of Functional Circuits, Doklady AN Arm. SSR, 1979, vol. 58, no. 4, pp. 219\u2013226.","journal-title":"Doklady AN Arm. SSR"},{"key":"4005_CR5","unstructured":"Bozoyan, Sh.E and Yeghiazaryan, V.S., Some Procedures on Logical Circuits and Their Implementation in the Alex Language, Investigated in Russia, 2003, pp. 817\u2013824, http:\/\/zhurnal.ape.relarn.ru\/2003\/073.pdf."},{"key":"4005_CR6","unstructured":"Bozoyan, Sh.E. and Yeghiazaryan, V.S., A Novel Approach to Module-Oriented Design of Systems on Chips, Investigated in Russia, 2003, pp. 1386\u20131395, http:\/\/zhurnal.ape.relarn.ru\/2003\/115.pdf."},{"key":"4005_CR7","unstructured":"Bozoyan, Sh.E. and Yeghiazaryan, V.S., To the Module-Oriented Approach of Designing of Chips, Proc. of the 2nd IEEE Int. Conf. on Circuits and Systems for Communications, Moscow, 2004."},{"key":"4005_CR8","unstructured":"Melikyan, K.E. and Agababov, V.S., An Algorithm for Cross-Conversion of Circuits Described in Verilog HDL and Alex Languages, Modelirovanie, optimizatsiya, upravlenie, 2004, no. 7(2), pp. 26\u201330."},{"key":"4005_CR9","unstructured":"Brglez, F. and Fujiwara, H., A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran, Proc. of IEEE Int. Symp. on Circuits and Systems for Communications, Kyoto, Japan, 1985, pp. 663\u2013698."},{"issue":"3","key":"4005_CR10","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/54.785838","volume":"16","author":"M. Hansen","year":"1999","unstructured":"Hansen, M., Yalcin, H., and Hayes, J.P., Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering, IEEE Design and Test, 1999, vol. 16, no. 3, pp. 72\u201380.","journal-title":"IEEE Design and Test"},{"key":"4005_CR11","doi-asserted-by":"crossref","unstructured":"Brglez F., Bryan, D., and Kozminski, K., Combinational Profiles of Sequential Benchmark Circuits, Proc. Int. Symp. Circuits and Systems, ISCAS-89, Portland, USA, 1989, pp. 1929\u20131934.","DOI":"10.1109\/ISCAS.1989.100747"}],"container-title":["Programming and Computer Software"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1134\/S0361768807040056.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1134\/S0361768807040056","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1134\/S0361768807040056","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1134\/S0361768807040056.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T02:02:21Z","timestamp":1775008941000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1134\/S0361768807040056"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,7]]},"references-count":11,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2007,7]]}},"alternative-id":["4005"],"URL":"https:\/\/doi.org\/10.1134\/s0361768807040056","relation":{},"ISSN":["0361-7688","1608-3261"],"issn-type":[{"value":"0361-7688","type":"print"},{"value":"1608-3261","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,7]]}}}