{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T14:20:11Z","timestamp":1775053211586,"version":"3.50.1"},"reference-count":26,"publisher":"Pleiades Publishing Ltd","issue":"5","license":[{"start":{"date-parts":[[2007,9,1]],"date-time":"2007-09-01T00:00:00Z","timestamp":1188604800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2007,9,1]],"date-time":"2007-09-01T00:00:00Z","timestamp":1188604800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Program Comput Soft"],"published-print":{"date-parts":[[2007,9]]},"DOI":"10.1134\/s0361768807050039","type":"journal-article","created":{"date-parts":[[2007,9,29]],"date-time":"2007-09-29T02:55:51Z","timestamp":1191034551000},"page":"272-282","source":"Crossref","is-referenced-by-count":5,"title":["The use of contract specifications for representing requirements and for functional testing of hardware models"],"prefix":"10.1134","volume":"33","author":[{"given":"V. P.","family":"Ivannikov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. S.","family":"Kamkin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. S.","family":"Kossatchev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V. V.","family":"Kuliamin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. K.","family":"Petrenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"137","reference":[{"key":"5003_CR1","unstructured":"Statistical Analysis of Floating Point Flaw in the Pentium Processor, Intel Corporation, 1994."},{"key":"5003_CR2","unstructured":"Beizer, B., The Pentium Bug\u2014An Industry Watershed, Testing Techniques Newsletter (TTN). Online Edition, 1995."},{"key":"5003_CR3","unstructured":"Wolfe, A., For Intel, It\u2019s a Case of FPU All Over Again, EE Times, 1997."},{"key":"5003_CR4","unstructured":"Meyer, B., Design by Contract, Tech. Report TR-EI-12\/CO, Interactive Software Engineering Inc., 1986."},{"key":"5003_CR5","doi-asserted-by":"crossref","unstructured":"Meyer, B., Applying \u201cDesign by Contract\u201d, IEEE Comput., 1992, vol. 25, no. 10.","DOI":"10.1109\/2.161279"},{"key":"5003_CR6","unstructured":"Keating, M. and Bricaud, P., Reuse Methodology Manual for System-on-a-Chip Designs, Kluwer, 2002."},{"key":"5003_CR7","volume-title":"Sistemy-na-kristalle. Proektirovanie i razvitie","author":"V. Nemudrov","year":"2004","unstructured":"Nemudrov, V. and Martin, G., Sistemy-na-kristalle. Proektirovanie i razvitie (Systems-on-a-Chip. Design and Development), Moscow: Tekhnosfera, 2004."},{"key":"5003_CR8","unstructured":"Barantsev, A.V., Bourdonov, I.B., Demakov, A.V., Zelenov, S.V., Kossatchev., A.S., Kuliamin, V.V., Omel\u2019chenko, V.A., Pakulin, N.V., Petrenko, A.K., and Khoroshilov, A.V., UniTesK Approach to Test Development: Achievements and Perspectives, http:\/\/www.citforum.ru\/SE\/test-ing\/unitesk\/."},{"key":"5003_CR9","unstructured":"IEEE Standard VHDL Language Reference Manual, IEEE Std 1076-1987."},{"key":"5003_CR10","unstructured":"IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language, IEEE Std 1364-1995."},{"key":"5003_CR11","unstructured":"http:\/\/www.systemc.org."},{"key":"5003_CR12","unstructured":"http:\/\/www.systemverilog.org."},{"key":"5003_CR13","unstructured":"http:\/\/www.unitesk.com."},{"key":"5003_CR14","unstructured":"http:\/\/www.ispras.ru."},{"key":"5003_CR15","doi-asserted-by":"crossref","unstructured":"Bourdonov, I., Kossatchev, A., Kuliamin, V., and Petrenko, A., UniTesK Test Suite Architecture, Lecture Notes in Computer Science (FME\u20192002), Springer, 2002, vol. 2391.","DOI":"10.1007\/3-540-45614-7_5"},{"key":"5003_CR16","unstructured":"Khoroshilov, A.V., Specification and Testing of Systems with Asynchronous Interface, Preprint of Inst. of System Programming RAN, Moscow, 2006, no. 12, http:\/\/citforum.ru\/SE\/testing\/asynchronous_inter-face\/."},{"key":"5003_CR17","unstructured":"Ivannikov, V.P., Kamkin, A.S., Kuliamin, V.V., and Petrenko, A.P., Applying UniTESK Technology to Functional Testing of Hardware Models, Preprint of Inst. of System Programming RAN, Moscow, 2005, no. 8, http:\/\/citforum.ru\/SE\/testing\/unitesk_hard\/."},{"key":"5003_CR18","doi-asserted-by":"crossref","unstructured":"Kamkin, A., The UniTESK Approach to Specification-Based Validation of Hardware Designs, IEEE-ISoLA 2006: The 2nd Int. Symp. on Leveraging Applications of Formal Methods, Verification and Validation, 2006.","DOI":"10.1109\/ISoLA.2006.42"},{"key":"5003_CR19","volume-title":"Tech. Report","author":"S.A. Edwards","year":"2004","unstructured":"Edwards, S.A., Design and Verification Languages, Tech. Report, New York, Columbia University, 2004."},{"key":"5003_CR20","doi-asserted-by":"crossref","unstructured":"Armoni, R., Fix, L., Flaisher, A., Gerth, R., Ginsburg, B., Kanza, T., Landver, A., Mador-Haim, S., Singerman, E., Tiemeyer, A., Vardi, M., and Zbar, Y., The ForSpec Temporal Logic: A New Temporal Property-Specification Language, in Tools and Algorithms for Construction and Analysis of Systems, 2002.","DOI":"10.1007\/3-540-46002-0_21"},{"key":"5003_CR21","doi-asserted-by":"crossref","unstructured":"Beer, I., Ben-David, S., Eisner, C., Fisman, D., Gringauze, A., and Rodeh, Y., The Temporal Logic Sugar, Lecture Notes in Computer Science, 2001.","DOI":"10.1007\/3-540-44585-4_33"},{"key":"5003_CR22","unstructured":"http:\/\/www.open-vera.com."},{"key":"5003_CR23","unstructured":"OpenVera\u00ae Language Reference Manual: Assertions, Version 1.4.1, 2004."},{"key":"5003_CR24","unstructured":"OpenVera\u00ae Assertions. Blueprint for Productivity and Product Quality, 2003, http:\/\/www.synopsys.com\/products\/simulat-ion\/ova_wp.html."},{"key":"5003_CR25","unstructured":"http:\/\/www.mips.com\/content\/Products\/Architecture\/MIPS64."},{"key":"5003_CR26","unstructured":"MIPS64T Architecture for Programmers, Revision 2.0, MIPS Technologies Inc., 2003."}],"container-title":["Programming and Computer Software"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1134\/S0361768807050039.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1134\/S0361768807050039","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1134\/S0361768807050039","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1134\/S0361768807050039.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T02:03:42Z","timestamp":1775009022000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1134\/S0361768807050039"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9]]},"references-count":26,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2007,9]]}},"alternative-id":["5003"],"URL":"https:\/\/doi.org\/10.1134\/s0361768807050039","relation":{},"ISSN":["0361-7688","1608-3261"],"issn-type":[{"value":"0361-7688","type":"print"},{"value":"1608-3261","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,9]]}}}