{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T14:23:58Z","timestamp":1775053438261,"version":"3.50.1"},"reference-count":17,"publisher":"Pleiades Publishing Ltd","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Program Comput Soft"],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1134\/s0361768810010056","type":"journal-article","created":{"date-parts":[[2010,2,8]],"date-time":"2010-02-08T05:00:06Z","timestamp":1265605206000},"page":"28-35","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Generation of test data for verification of caching mechanisms and address translation in microprocessors"],"prefix":"10.1134","volume":"36","author":[{"given":"E. V.","family":"Kornykhin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"137","published-online":{"date-parts":[[2010,2,9]]},"reference":[{"key":"6052_CR1","unstructured":"MIPS64: Architecture for Programmers, vol. II: The MIPS64 Instruction Set."},{"key":"6052_CR2","unstructured":"Li, T., Zhu, D., Guo, Y., Liu, G., and Li, S., MAATG: A Functional Test Program Generator for Microprocessor Verification, Proc. of the 8th Euromicro Conf. on Digital System Design (DSD\u201905), 2005."},{"key":"6052_CR3","first-page":"107","volume":"15","author":"E.V. Kornykhin","year":"2008","unstructured":"Kornykhin, E.V., Generation of Test Data for Verification of Arithmetic Instructions of CPUs, Trudy ISP RAN, 2008, vol. 15, pp. 107\u2013117.","journal-title":"Trudy ISP RAN"},{"key":"6052_CR4","first-page":"43","volume":"2","author":"E. Kornykhin","year":"2008","unstructured":"Kornykhin, E., Test Data Generation for Arithmetic Subsystem of CPUs MIPS64, Proc. of the Second Spring Young Researchers\u2019 Colloquium on Software Engineering, 2008, vol. 2, pp. 43\u201346.","journal-title":"Proc. of the Second Spring Young Researchers\u2019 Colloquium on Software Engineering"},{"key":"6052_CR5","unstructured":"Patterson, D. and Hennessy, J., Computer Organization and Design: The Hardware\/Software Interface. The Morgan-Kaufmann Series in Computer Architecture and Design, Morgan and Kaufmann, 2006."},{"issue":"2","key":"6052_CR6","first-page":"102","volume":"21","author":"F. Corno","year":"2001","unstructured":"Corno, F., Sanches, E., Reorda, M.S., and Squillero, G., Automatic Test Program Generation\u2013a Case Study, IEEE Design & Test. Special Issue on Functional Verification and Testbench Generation, 2001, vol. 21, no. 2, pp. 102\u2013109.","journal-title":"IEEE Design & Test. Special Issue on Functional Verification and Testbench Generation"},{"key":"6052_CR7","doi-asserted-by":"crossref","unstructured":"Fallah, F. and Takayama, K., A New Functional Test Program Generation Methodology, Proc. of the IEEE 2001 Int. Conf. on Computer Design: VLSI in Computers and Processors, 2001, pp. 76\u201381.","DOI":"10.1109\/ICCD.2001.955006"},{"key":"6052_CR8","doi-asserted-by":"crossref","unstructured":"Kohno, K. and Matsumoto, N., A New Verification Methodology for Complex Pipeline Behavior, Proc. of the 38th Design Automation Conf. (DAC\u201901), 2001.","DOI":"10.1145\/378239.379072"},{"key":"6052_CR9","doi-asserted-by":"crossref","unstructured":"Beardo, M., Bruschi, F., Ferrandi, F., and Sciuto, D., An Approach to Functional Testing of VLIW Architectures, Proc. of the IEEE Int. High-Level Validation and Teat Workshop (HLDVT\u201900), pp. 29\u201333.","DOI":"10.1109\/HLDVT.2000.889555"},{"key":"6052_CR10","unstructured":"Semenov, A.L., Methods of Constraint Propagation: Main Concepts, PSI\u201903\/Interval Mathematics and Methods of Constraint Propagation, 2003."},{"key":"6052_CR11","doi-asserted-by":"crossref","unstructured":"Behm, M., Ludden, J., Lichtenstein, Y., Rimon, M., and Vinov, M., Industrial Experience with Test Generation Languages for Processor Verification, Proc. of the 41st Design Automation Conference (DAC\u201904), 2004.","DOI":"10.1145\/996566.996578"},{"issue":"2","key":"6052_CR12","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/MDT.2004.1277900","volume":"21","author":"A. Adir","year":"2004","unstructured":"Adir, A., Almog, E., Fournier, L., Marcus, E., Rimon, M., Vinov, M., and Ziv, A., Genesys-pro: Innovations in Test Program Generation for Functional Processor Verification, IEEE Design and Test of Computers, 2004, vol. 21, no. 2, pp. 84\u201393.","journal-title":"IEEE Design and Test of Computers"},{"issue":"2","key":"6052_CR13","first-page":"23","volume":"14","author":"A.S. Kamkin","year":"2008","unstructured":"Kamkin, A.S., Generation of Test Programs for Microprocessors, Trudy ISP RAN, 2008, vol. 14, no. 2, pp. 23\u201364.","journal-title":"Trudy ISP RAN"},{"key":"6052_CR14","doi-asserted-by":"crossref","unstructured":"Adir, A., Emek, R., Katz, Y., and Koyfman, A., Deeptrans-a Model-Based Approach to Functional Verification of Address Translation Mechanisms, Proc. of the 4th Int. Workshop on Microprocessor Test and Verification: Common Challenges and Solutions, 2003, pp. 3\u20136.","DOI":"10.1109\/MTV.2003.1250255"},{"key":"6052_CR15","unstructured":"Apt, K.R. and Wallace, M., Constraint Logic Programming Using Eclipse, Cambridge Univ. Press, 2007."},{"key":"6052_CR16","unstructured":"MIPS64: Architecture for Programmers, vol. III: The MIPS64 Privileged Resource Architecture."},{"key":"6052_CR17","first-page":"107","volume":"10","author":"E.V. Kornykhin","year":"2009","unstructured":"Kornykhin, E.V., Generation of Test Data for Corelevel Functional Verification targeted to FIFO Cache Memory of Microprocessors, Vychislitel\u2019nye metody i programmirovanie, 2009, vol. 10, pp. 107\u2013116.","journal-title":"Vychislitel\u2019nye metody i programmirovanie"}],"container-title":["Programming and Computer Software"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1134\/S0361768810010056.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1134\/S0361768810010056","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1134\/S0361768810010056","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1134\/S0361768810010056.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T02:04:29Z","timestamp":1775009069000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1134\/S0361768810010056"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":17,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2010,1]]}},"alternative-id":["6052"],"URL":"https:\/\/doi.org\/10.1134\/s0361768810010056","relation":{},"ISSN":["0361-7688","1608-3261"],"issn-type":[{"value":"0361-7688","type":"print"},{"value":"1608-3261","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]},"assertion":[{"value":"10 April 2009","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 February 2010","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}