{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T04:42:06Z","timestamp":1775018526010,"version":"3.50.1"},"reference-count":17,"publisher":"Pleiades Publishing Ltd","issue":"4","license":[{"start":{"date-parts":[[2023,7,28]],"date-time":"2023-07-28T00:00:00Z","timestamp":1690502400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,7,28]],"date-time":"2023-07-28T00:00:00Z","timestamp":1690502400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Program Comput Soft"],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1134\/s0361768823040023","type":"journal-article","created":{"date-parts":[[2023,7,28]],"date-time":"2023-07-28T09:02:21Z","timestamp":1690534941000},"page":"247-267","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Hardware Implementation of Code Converters Designed to Reduce the Length of Binary Encoded Words"],"prefix":"10.1134","volume":"49","author":[{"given":"P. N.","family":"Bibilo","sequence":"first","affiliation":[]}],"member":"137","published-online":{"date-parts":[[2023,7,28]]},"reference":[{"key":"3740_CR1","unstructured":"Primenenie integral\u2019nykh mikroskhem v elektronnoi vychislitel\u2019noi tekhnike: Spravochnik (Integrated Circuits in Electronic Computing: Handbook), Faizulaev, B.N. and Tarabrin, B.V., Eds., Moscow: Radio i svyaz\u2019, 1987."},{"key":"3740_CR2","unstructured":"Chervyakov, N.I. et al., Modulyarnye parallel\u2019nye vychislitel\u2019nye struktury neiroprotsessornykh sistem (Modular Parallel Computing Structures of Neuroprocessor Systems), Moscow: Fizmatlit, 2003."},{"key":"3740_CR3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-2821-6","volume-title":"Logic Minimization Algorithm for VLSI Synthesis","author":"K.R. Brayton","year":"1984","unstructured":"Brayton, K.R., Hachtel, G.D., McMullen, C., and Sangiovanni-Vincentelli, A.L., Logic Minimization Algorithm for VLSI Synthesis, Boston: Kluwer Acad. Publ., 1984."},{"key":"3740_CR4","unstructured":"Bibilo, P.N., Primenenie diagramm dvoichnogo vybora pri sinteze logicheskikh skhem (Binary Decision Diagrams for Synthesizing Logic Circuits), Minsk: Belarusskaya navuka, 2014."},{"key":"3740_CR5","unstructured":"Bibilo, P.N., Sistemy proektirovaniya integral\u2019nykh skhem na osnove yazyka VHDL. StateCAD, ModelSim, LeonardoSpectrum (Integrated Circuit Design Systems Based on the VHDL Language: StateCAD, ModelSim, LeonardoSpectrum), Moscow: SOLON-Press, 2005."},{"key":"3740_CR6","doi-asserted-by":"crossref","first-page":"383","DOI":"10.7868\/S0544126915050026","volume":"44","author":"N.A. Avdeev","year":"2015","unstructured":"Avdeev, N.A. and Bibilo, P.N., Logical optimization efficiency for synthesizing combinational circuits consisting of library elements, Mikroelektronika, 2015, vol.\u00a044, no. 5, pp. 383\u2013399.","journal-title":"Mikroelektronika"},{"key":"3740_CR7","doi-asserted-by":"crossref","unstructured":"Bibilo, P.N. and Romanov, V.I., The system of logical optimization of functional and structural descriptions for digital devices based on production-frame knowledge representation model, in Problemy razrabotki perspektivnykh mikro- i nanoelektronnykh sistem \u2013 2020. Sb. trudov (Promising Micro- and Nano-Electronic Systems: Design Problems. Collection of Scientific Papers 2020), Stempkovskii A.L., Ed., Moscow: Institute for Design Problems in Microelectronics RAS, 2020, issue 4, pp. 9\u201316.","DOI":"10.31114\/2078-7707-2020-4-9-16"},{"key":"3740_CR8","doi-asserted-by":"publisher","first-page":"369","DOI":"10.17587\/prin.8.369-384","volume":"8","author":"P.N. Bibilo","year":"2017","unstructured":"Bibilo, P.N. and Lankevich, Yu.Yu., Zhegalkin polynomials for minimizing multilevel representations of Boolean functions systems based on the Shannon expansion, Program. Inzheneriya, 2017, vol. 8, no. 8, pp.\u00a0369\u2013384.","journal-title":"Program. Inzheneriya"},{"key":"3740_CR9","first-page":"38","volume":"78","author":"R.K. Brayton","year":"1990","unstructured":"Brayton, R.K., Hachtel, G.D., and Sangiovanni-Vincentelli, A.L., Synthesis of multi-level combinational logic circuits, Tr. Inst. Inzh. Elektrotekhn. Radioelektron., 1990, vol. 78, no. 2, pp. 38\u201383.","journal-title":"Tr. Inst. Inzh. Elektrotekhn. Radioelektron."},{"key":"3740_CR10","volume-title":"An Introduction to Zero-Suppressed Binary Decision Diagrams","author":"A. Mishchenko","year":"2014","unstructured":"Mishchenko, A., An Introduction to Zero-Suppressed Binary Decision Diagrams, Berkeley: Univ. of California, Verification and Synthesis Research Center, Department of Electrical Engineering and Computer Sciences, 2014."},{"key":"3740_CR11","unstructured":"Kam, T., Villa, T., Brayton, R.K., and Sangiovanni-Vincentelli, A.L., Multi-valued decision diagrams for logic synthesis and verification, in Memorandum no. UCB\/ERL M96\/75, 1996. http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/1996\/ERL-96-75.pdf."},{"key":"3740_CR12","volume-title":"VHDL-2008. Just the New Stuff","author":"P.J. Ashenden","year":"2008","unstructured":"Ashenden, P.J. and Lewis, J., VHDL-2008. Just the New Stuff, Burlington, MA: Morgan Kaufman Publ., 2008."},{"key":"3740_CR13","first-page":"72","volume":"46","author":"P.N. Bibilo","year":"2017","unstructured":"Bibilo, P.N., et al., System of functional blocks logical design for custom CMOS VLSI with reduced power consumption, Mikroelektronika, 2017, vol. 46, no. 1, pp. 72\u201388.","journal-title":"Mikroelektronika"},{"key":"3740_CR14","unstructured":"Solov\u2019ev, V.V., Arkhitektury PLIS firmy Xilinx: FPGA i CPLD 7-i serii (Xilinx PLIS Architectures: FGPA and CPLD 7-Series), Moscow: Goryachaya liniya-Telekom, 2016."},{"key":"3740_CR15","unstructured":"Tarasov, I.E., PLIS Xilinx. Yazyki opisaniya apparatury VHDL i Verilog, SAPR, priemy proektirovaniya (PLIS Xilinx. Hardware Description Languages VHDL and Verilog, SAPR, Design Techniques), Moscow: Goryachaya liniya-Telekom, 2020."},{"key":"3740_CR16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-43174-1","volume-title":"New Data Structures and Algorithms for Logic Synthesis and Verification","author":"L.G. Amaru","year":"2017","unstructured":"Amaru, L.G., New Data Structures and Algorithms for Logic Synthesis and Verification, Springer, 2017."},{"key":"3740_CR17","doi-asserted-by":"publisher","first-page":"866","DOI":"10.1109\/TCAD.2002.1013899","volume":"21","author":"S. Yang","year":"2002","unstructured":"Yang, S., BDS: a BDD-based logic optimization system, IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., 2002, vol. 21, no. 7, pp. 866\u2013876.","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."}],"container-title":["Programming and Computer Software"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1134\/S0361768823040023.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1134\/S0361768823040023","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1134\/S0361768823040023.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T02:53:12Z","timestamp":1775011992000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1134\/S0361768823040023"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,28]]},"references-count":17,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2023,8]]}},"alternative-id":["3740"],"URL":"https:\/\/doi.org\/10.1134\/s0361768823040023","relation":{},"ISSN":["0361-7688","1608-3261"],"issn-type":[{"value":"0361-7688","type":"print"},{"value":"1608-3261","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7,28]]},"assertion":[{"value":"9 January 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 February 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 March 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 July 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"The author declares that he has no conflicts of interest.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"CONFLICT OF INTEREST"}}]}}