{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T12:47:04Z","timestamp":1648903624065},"reference-count":0,"publisher":"World Scientific Pub Co Pte Lt","issue":"03","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int. J. High Speed Comp."],"published-print":{"date-parts":[[1995,9]]},"DOI":"10.1142\/s0129053395000208","type":"journal-article","created":{"date-parts":[[2004,11,12]],"date-time":"2004-11-12T06:59:25Z","timestamp":1100242765000},"page":"365-390","source":"Crossref","is-referenced-by-count":0,"title":["DESIGN OF A PROCESSOR ELEMENT FOR A HIGH PERFORMANCE MASSIVELY PARALLEL SIMD SYSTEM"],"prefix":"10.1142","volume":"07","author":[{"given":"DON","family":"BEAL","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"COSTAS","family":"LAMBRINOUDAKIS","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","container-title":["International Journal of High Speed Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0129053395000208","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T22:30:49Z","timestamp":1480631449000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0129053395000208"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,9]]},"references-count":0,"journal-issue":{"issue":"03","published-print":{"date-parts":[[1995,9]]}},"alternative-id":["10.1142\/S0129053395000208"],"URL":"https:\/\/doi.org\/10.1142\/s0129053395000208","relation":{},"ISSN":["0129-0533"],"issn-type":[{"value":"0129-0533","type":"print"}],"subject":[],"published":{"date-parts":[[1995,9]]}}}