{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T16:48:38Z","timestamp":1649177318629},"reference-count":16,"publisher":"World Scientific Pub Co Pte Lt","issue":"01","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int. J. Neur. Syst."],"published-print":{"date-parts":[[2001,2]]},"abstract":"<jats:p> The history and some of the methods of analogue neural VLSI are described. The strengths of analogue techniques are described, along with residual problems to be solved. The nature of hardware-friendly and hardware-appropriate algorithms is reviewed and suggestions are offered as to where analogue neural VLSI's future lies. <\/jats:p>","DOI":"10.1142\/s0129065701000473","type":"journal-article","created":{"date-parts":[[2003,4,22]],"date-time":"2003-04-22T11:45:54Z","timestamp":1051011954000},"page":"23-32","source":"Crossref","is-referenced-by-count":1,"title":["ANALOGUE VLSI FOR PROBABILISTIC NETWORKS AND SPIKE-TIME COMPUTATION"],"prefix":"10.1142","volume":"11","author":[{"given":"ALAN","family":"MURRAY","sequence":"first","affiliation":[{"name":"Dept. of Electronics and Electrical Engineering, University of Edinburgh, Mayfield Rd., Edinburgh, EH9 3JL, UK"}]}],"member":"219","published-online":{"date-parts":[[2011,11,21]]},"reference":[{"key":"p_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.1989.118698"},{"key":"p_3","first-page":"236","author":"Murray A.F.","year":"1988","journal-title":"W. R. Moore"},{"key":"p_4","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.79.8.2554"},{"key":"p_5","doi-asserted-by":"publisher","DOI":"10.1038\/323533a0"},{"key":"p_6","first-page":"128","volume":"1","author":"Denyer P.B.","year":"1981","journal-title":"IEE Proc. Pt."},{"key":"p_8","doi-asserted-by":"publisher","DOI":"10.1049\/el:19870459"},{"key":"p_9","first-page":"773","author":"Churcher S.","year":"1993","journal-title":"Neural Information Processing Systems (NIPS) Conference"},{"key":"p_11","first-page":"28","author":"Corso D. Del","year":"1990","journal-title":"Proc. ITG\/IEEE Workshop on Microelectronics for Neural Networks, Dortmund"},{"key":"p_12","doi-asserted-by":"publisher","DOI":"10.1109\/72.80295"},{"key":"p_13","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1992.4.3.366"},{"key":"p_14","doi-asserted-by":"publisher","DOI":"10.1109\/72.317730"},{"key":"p_15","first-page":"261","author":"Edwards P.J.","year":"1998","journal-title":"Proceedings of the IEEE European Symposium on Artificial Neural Networks, Bruges"},{"key":"p_16","doi-asserted-by":"publisher","DOI":"10.1109\/82.718593"},{"key":"p_17","first-page":"1022","volume":"7","author":"Hinton G. E.","year":"1995","journal-title":"Neural Computation"},{"key":"p_18","doi-asserted-by":"publisher","DOI":"10.1049\/cp:19991075"},{"key":"p_19","first-page":"147","volume":"9","author":"Hinton G.E.","year":"1984","journal-title":"Cognitive Science"}],"container-title":["International Journal of Neural Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0129065701000473","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T16:31:31Z","timestamp":1565195491000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0129065701000473"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,2]]},"references-count":16,"journal-issue":{"issue":"01","published-online":{"date-parts":[[2011,11,21]]},"published-print":{"date-parts":[[2001,2]]}},"alternative-id":["10.1142\/S0129065701000473"],"URL":"https:\/\/doi.org\/10.1142\/s0129065701000473","relation":{},"ISSN":["0129-0657","1793-6462"],"issn-type":[{"value":"0129-0657","type":"print"},{"value":"1793-6462","type":"electronic"}],"subject":[],"published":{"date-parts":[[2001,2]]}}}