{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T18:39:19Z","timestamp":1648579159521},"reference-count":3,"publisher":"World Scientific Pub Co Pte Lt","issue":"01","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2005,2]]},"abstract":"<jats:p> A new highly reconfigurable Manchester adder for low-power media signal processing is presented. The proposed circuit can be run-time partitioned. Its 64-bit version performs one 64-, two 32-, four 16-, or eight 8-bit additions. When the AMS 0.35 mm 2-poly 3-metal 3.3 V CMOS (CSD) process is used to produce a layout, an energy dissipation of only 78 pJ and a worst propagation delay of about 10.2 ns are obtained. The novelty demonstrated in this letter is that the introduction of dummy bit positions along the carry-path can be avoided using on-purpose dynamic logic stages. <\/jats:p>","DOI":"10.1142\/s0218126605002222","type":"journal-article","created":{"date-parts":[[2005,4,7]],"date-time":"2005-04-07T14:57:19Z","timestamp":1112885839000},"page":"57-63","source":"Crossref","is-referenced-by-count":0,"title":["EFFICIENT RECONFIGURABLE MANCHESTER ADDERS FOR LOW-POWER MEDIA PROCESSING"],"prefix":"10.1142","volume":"14","author":[{"given":"PASQUALE","family":"CORSONELLO","sequence":"first","affiliation":[{"name":"DEIS Department, University of Calabria, Via P. Bucci, Arcavacata di Rende, 87036 Rende, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"STEFANIA","family":"PERRI","sequence":"additional","affiliation":[{"name":"DEIS Department, University of Calabria, Via P. Bucci, Arcavacata di Rende, 87036 Rende, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2011,11,21]]},"reference":[{"key":"rf1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848472"},{"key":"rf4","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020295"},{"key":"rf5","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544846"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126605002222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T03:43:43Z","timestamp":1565149423000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126605002222"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,2]]},"references-count":3,"journal-issue":{"issue":"01","published-online":{"date-parts":[[2011,11,21]]},"published-print":{"date-parts":[[2005,2]]}},"alternative-id":["10.1142\/S0218126605002222"],"URL":"https:\/\/doi.org\/10.1142\/s0218126605002222","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2005,2]]}}}