{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T08:46:34Z","timestamp":1762505194497},"reference-count":7,"publisher":"World Scientific Pub Co Pte Lt","issue":"03","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2006,6]]},"abstract":"<jats:p> The maximum speed of synchronous circuits is generally constrained by the worst case propagation delay, which limits the system clock frequency. Various techniques exist to manage the circuit delay, trading off speed for other system resources. One such approach is to equalize the rise and fall delay times. The primary design parameter for equalizing these delay times is the ratio between the width of the PMOS and NMOS transistors, which determines the relationship between the currents passed along the pull-up and pull-down paths. The variation of the pull-up to pull-down ratio for different circuit parameters is discussed in this paper under the constraint of equal rise and fall delay times. It is shown that the short-circuit current and the Miller capacitance affect the ideal linear relationship between the CMOS inverter delay times and the load capacitance, requiring the pull-up to pull-down ratio to be adjusted as circuit parameters are varied. These effects are more pronounced in deep submicrometer technologies with significant parasitic MOSFET capacitances and threshold voltage variations. Based on analytic and experimental observations, circuit design guidelines are proposed to minimize the Miller effect. <\/jats:p>","DOI":"10.1142\/s0218126606003143","type":"journal-article","created":{"date-parts":[[2006,10,26]],"date-time":"2006-10-26T11:34:03Z","timestamp":1161862443000},"page":"437-454","source":"Crossref","is-referenced-by-count":16,"title":["SIZING CMOS INVERTERS WITH MILLER EFFECT AND THRESHOLD VOLTAGE VARIATIONS"],"prefix":"10.1142","volume":"15","author":[{"given":"BORIS","family":"ANDREEV","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York 14627, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"EDWARD L.","family":"TITLEBAUM","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York 14627, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"EBY G.","family":"FRIEDMAN","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York 14627, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2011,11,21]]},"reference":[{"key":"rf1","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1109\/TCAD.1987.1270271","volume":"6","author":"Hedenstierna N.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits Syst."},{"key":"rf2","doi-asserted-by":"publisher","DOI":"10.1109\/4.293109"},{"key":"rf4","volume-title":"CMOS Digital Integrated Circuits: Analysis and Design","author":"Kang S.-M.","year":"1999"},{"key":"rf5","volume-title":"Operation and Modeling of the MOS Transistor","author":"Tsividis Y.","year":"1999"},{"key":"rf6","first-page":"458","volume":"22","author":"Sheu B.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"rf7","volume-title":"BSIM3v3.2 MOSFET Model \u2014 Users' Manual","author":"Liu W.","year":"1999"},{"key":"rf10","doi-asserted-by":"publisher","DOI":"10.1109\/43.863642"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126606003143","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T17:55:43Z","timestamp":1565200543000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126606003143"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,6]]},"references-count":7,"journal-issue":{"issue":"03","published-online":{"date-parts":[[2011,11,21]]},"published-print":{"date-parts":[[2006,6]]}},"alternative-id":["10.1142\/S0218126606003143"],"URL":"https:\/\/doi.org\/10.1142\/s0218126606003143","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2006,6]]}}}