{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T04:52:09Z","timestamp":1649134329537},"reference-count":6,"publisher":"World Scientific Pub Co Pte Lt","issue":"06","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2007,12]]},"abstract":"<jats:p> An original method for generating components that capture the occurrence of events is proposed, and logical and temporal properties of hardware\/software embedded systems are monitored. The properties are written in PSL, under the form of assertions in declarative form. The method includes the construction of a library of primitive digital components for the PSL temporal and sequence operators. These building blocks are interconnected to construct complex properties, resulting in a synthesizable digital module that can be properly linked to the digital system under scrutiny. <\/jats:p>","DOI":"10.1142\/s0218126607004088","type":"journal-article","created":{"date-parts":[[2008,5,21]],"date-time":"2008-05-21T07:00:28Z","timestamp":1211353228000},"page":"943-960","source":"Crossref","is-referenced-by-count":3,"title":["SYNTHESIS OF PROPERTY MONITORS FOR ONLINE FAULT DETECTION"],"prefix":"10.1142","volume":"16","author":[{"given":"K.","family":"MORIN-ALLORY","sequence":"first","affiliation":[{"name":"TIMA Laboratory (CNRS, InPG, UJF), 46 avenue F. Viallet 38031 Grenoble Cedex, France"}]},{"given":"E.","family":"GASCARD","sequence":"additional","affiliation":[{"name":"TIMA Laboratory (CNRS, InPG, UJF), 46 avenue F. Viallet 38031 Grenoble Cedex, France"}]},{"given":"D.","family":"BORRIONE","sequence":"additional","affiliation":[{"name":"TIMA Laboratory (CNRS, InPG, UJF), 46 avenue F. Viallet 38031 Grenoble Cedex, France"}]}],"member":"219","published-online":{"date-parts":[[2011,11,21]]},"reference":[{"key":"rf1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9228-4"},{"key":"rf4","volume-title":"25 Years of Model Checking","author":"Pnueli A.","year":"2006"},{"key":"rf8","volume-title":"Using PSL\/Sugar for Formal and Dynamic Verification","author":"Kumari A.","year":"2004"},{"key":"rf20","doi-asserted-by":"publisher","DOI":"10.1145\/321239.321249"},{"key":"rf21","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(86)90088-5"},{"key":"rf22","unstructured":"A. V.\u00a0Aho, Handbook of Theoretical Computer Science (Elsevier, 1990)\u00a0pp. 256\u2013300."}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126607004088","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T13:56:16Z","timestamp":1565186176000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126607004088"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12]]},"references-count":6,"journal-issue":{"issue":"06","published-online":{"date-parts":[[2011,11,21]]},"published-print":{"date-parts":[[2007,12]]}},"alternative-id":["10.1142\/S0218126607004088"],"URL":"https:\/\/doi.org\/10.1142\/s0218126607004088","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,12]]}}}