{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:00:54Z","timestamp":1759147254480},"reference-count":2,"publisher":"World Scientific Pub Co Pte Lt","issue":"04","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2008,8]]},"abstract":"<jats:p> In this paper, we present TQPF, a Timing-Driven Quadratic-based Placement Tool for FPGAs. Quadratic placement algorithms try to minimize total squared wire length by solving linear equations. The resulting placement tends to locate all cells near the center of the chip with a large amount of overlap. Also, since squared wire length is only an indirect measure of linear wire length, the resulting total wire length may not be minimized. We propose methods to alleviate the above two problems that give high-quality results while minimizing the total run time. We incorporate multiple iterations of equation-solving process together with a technique for pulling nodes out of the dense area while minimizing linear wire length. Experimental results using 20 Microelectronics Center of North Carolina (MCNC) benchmark circuits show that, on average, TQPF is approximately three times faster than the well-known Versatile Placement and Routing tool for FPGAs (VPR). The estimated total wire length, on average, is only 1.4% longer, and the critical path delay is 4.9% lower. <\/jats:p>","DOI":"10.1142\/s0218126608004526","type":"journal-article","created":{"date-parts":[[2009,1,22]],"date-time":"2009-01-22T04:55:20Z","timestamp":1232600120000},"page":"663-673","source":"Crossref","is-referenced-by-count":3,"title":["A FAST AND EFFECTIVE TIMING-DRIVEN PLACEMENT TOOL FOR FPGAs"],"prefix":"10.1142","volume":"17","author":[{"given":"MOHAMMED A. S.","family":"KHALID","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset Avenue, Windsor, Ontario, Canada N9B 3P4, Canada"}]},{"given":"YONGHONG","family":"XU","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset Avenue, Windsor, Ontario, Canada N9B 3P4, Canada"}]}],"member":"219","published-online":{"date-parts":[[2011,11,21]]},"reference":[{"key":"rf4","first-page":"710","volume":"4","author":"Mahmoud I. I.","journal-title":"IEICE Trans. Fund. Electron. Commun. Comput. Sci."},{"key":"rf12","author":"Barret R.","journal-title":"SIAM"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126608004526","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T23:54:20Z","timestamp":1565135660000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126608004526"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,8]]},"references-count":2,"journal-issue":{"issue":"04","published-online":{"date-parts":[[2011,11,21]]},"published-print":{"date-parts":[[2008,8]]}},"alternative-id":["10.1142\/S0218126608004526"],"URL":"https:\/\/doi.org\/10.1142\/s0218126608004526","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,8]]}}}