{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T02:22:33Z","timestamp":1649038953561},"reference-count":9,"publisher":"World Scientific Pub Co Pte Lt","issue":"07","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2009,11]]},"abstract":"<jats:p> Violations in the timing constraints of a clocked register can cause a synchronous system to malfunction. The effects of parameter variations on the timing characteristics of registers that determine the timing constraints are investigated in this paper. The sensitivity of the setup time and data propagation delay to variations in power supply voltage, temperature, and gate oxide thickness is demonstrated for four different register designs. Furthermore, design modifications are proposed that enhance the robustness of each register to variation effects. <\/jats:p>","DOI":"10.1142\/s0218126609005678","type":"journal-article","created":{"date-parts":[[2009,10,8]],"date-time":"2009-10-08T06:01:28Z","timestamp":1254981688000},"page":"1309-1320","source":"Crossref","is-referenced-by-count":0,"title":["EFFECTS OF PARAMETER VARIATIONS ON TIMING CHARACTERISTICS OF CLOCKED REGISTERS"],"prefix":"10.1142","volume":"18","author":[{"given":"WILLIAM R.","family":"ROBERTS","sequence":"first","affiliation":[{"name":"TAC Corporation, One High Street, North Andover, MA 01845, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"DIMITRIOS","family":"VELENIS","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York, 14627, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2011,11,21]]},"reference":[{"key":"rf1","volume-title":"Clock Distribution Networks in VLSI Circuits and Systems","author":"Friedman E. G.","year":"1995"},{"key":"rf2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4411-1"},{"key":"rf3","doi-asserted-by":"publisher","DOI":"10.1109\/66.892624"},{"key":"rf5","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(00)00005-5"},{"key":"rf7","doi-asserted-by":"publisher","DOI":"10.1109\/16.333843"},{"key":"rf8","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste N. H.","year":"2004"},{"key":"rf9","doi-asserted-by":"publisher","DOI":"10.1109\/4.340417"},{"key":"rf10","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"rf12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0399-6"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126609005678","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T23:54:24Z","timestamp":1565135664000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126609005678"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11]]},"references-count":9,"journal-issue":{"issue":"07","published-online":{"date-parts":[[2011,11,21]]},"published-print":{"date-parts":[[2009,11]]}},"alternative-id":["10.1142\/S0218126609005678"],"URL":"https:\/\/doi.org\/10.1142\/s0218126609005678","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,11]]}}}