{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T15:21:11Z","timestamp":1649085671480},"reference-count":5,"publisher":"World Scientific Pub Co Pte Lt","issue":"06","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2012,10]]},"abstract":"<jats:p> A wide loop bandwidth in fractional-N PLL is desirable for good jitter performance. However, a wider bandwidth reduces the effective oversampling ratio between update rate and loop bandwidth, making quantization error a much bigger noise contributor. A successful implementation of a wideband frequency synthesizer is in managing jitter and spurious performance. In this paper we present a new PLL architecture for bandwidth extension. By using clock squaring buffers with built-in offsets, multiple clock edges are extracted from a single reference cycle and utilized for phase update, thereby effectively forming a reference multiplier. This enables a higher oversampling ratio for better quantization noise shaping and makes a wideband fractional-N PLL possible. <\/jats:p>","DOI":"10.1142\/s0218126612400105","type":"journal-article","created":{"date-parts":[[2012,11,12]],"date-time":"2012-11-12T06:11:49Z","timestamp":1352700709000},"page":"1240010","source":"Crossref","is-referenced-by-count":2,"title":["A NOVEL FRACTIONAL-N PLL BASED ON A SIMPLE REFERENCE MULTIPLIER"],"prefix":"10.1142","volume":"21","author":[{"given":"XIAO","family":"PU","sequence":"first","affiliation":[{"name":"MCU, Texas Instruments, Dallas, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"KRISHNASWAMY","family":"NAGARAJ","sequence":"additional","affiliation":[{"name":"MCU, Texas Instruments, Dallas, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"JACOB","family":"ABRAHAM","sequence":"additional","affiliation":[{"name":"ECE, University of Texas, Austin, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"AXEL","family":"THOMSEN","sequence":"additional","affiliation":[{"name":"EMS, Silicon Laboratories, Austin, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2012,12,3]]},"reference":[{"key":"rf1","volume-title":"CMOS Fractional-N Synthesizers","author":"De Muer B.","year":"2003"},{"key":"rf2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820858"},{"key":"rf3","volume":"41","author":"Gupta M.","journal-title":"IEEE JSSC"},{"key":"rf4","first-page":"2228","volume":"40","author":"Huh H.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"rf8","doi-asserted-by":"publisher","DOI":"10.1109\/4.701238"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126612400105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T14:18:28Z","timestamp":1565101108000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126612400105"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":5,"journal-issue":{"issue":"06","published-online":{"date-parts":[[2012,12,3]]},"published-print":{"date-parts":[[2012,10]]}},"alternative-id":["10.1142\/S0218126612400105"],"URL":"https:\/\/doi.org\/10.1142\/s0218126612400105","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,10]]}}}