{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,5,21]],"date-time":"2023-05-21T04:47:37Z","timestamp":1684644457168},"reference-count":28,"publisher":"World Scientific Pub Co Pte Lt","issue":"01","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2013,1]]},"abstract":"<jats:p> This paper presents two new first-order voltage-mode (VM) cascadable all-pass (AP) sections, employing two differential voltage current conveyors (DVCCs) and three grounded passive components. Both circuits possess high input and low output impedance, which makes them easily cascadable. Non-ideality aspects and parasitic effects are also studied. As an application, a quadrature oscillator is designed using the proposed circuit. The proposed circuits are verified through PSPICE simulations using 0.5 \u03bcm CMOS parameters. <\/jats:p>","DOI":"10.1142\/s021812661250065x","type":"journal-article","created":{"date-parts":[[2013,1,16]],"date-time":"2013-01-16T02:47:29Z","timestamp":1358304449000},"page":"1250065","source":"Crossref","is-referenced-by-count":14,"title":["NOVEL VOLTAGE-MODE CASCADABLE ALL-PASS SECTIONS EMPLOYING GROUNDED PASSIVE COMPONENTS"],"prefix":"10.1142","volume":"22","author":[{"given":"SUDHANSHU","family":"MAHESHWARI","sequence":"first","affiliation":[{"name":"Department of Electronics Engineering, Z. H. College of Engineering and Technology, Aligarh Muslim University, Aligarh 202002, India"}]},{"given":"JITENDRA","family":"MOHAN","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications, Jaypee Institute of Information Technology, Noida 201304, India"}]},{"given":"DURG SINGH","family":"CHAUHAN","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Institute of Technology, Banaras Hindu University, Varanasi 221005, India"}]}],"member":"219","published-online":{"date-parts":[[2013,2,28]]},"reference":[{"key":"rf1","first-page":"15","volume":"17","author":"Biolek D.","year":"2008","journal-title":"Radioengineering"},{"key":"rf2","doi-asserted-by":"publisher","DOI":"10.1002\/cta.399"},{"key":"rf3","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(99)00084-1"},{"key":"rf4","doi-asserted-by":"publisher","DOI":"10.1109\/82.566650"},{"key":"rf5","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1973.1083609"},{"key":"rf6","doi-asserted-by":"publisher","DOI":"10.1080\/002072100132200"},{"key":"rf7","doi-asserted-by":"publisher","DOI":"10.1080\/00207210110058184"},{"key":"rf8","first-page":"299","volume":"89","author":"Ibrahim M. A.","year":"2004","journal-title":"Elec. Eng."},{"key":"rf9","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-003-1111-7"},{"key":"rf10","doi-asserted-by":"publisher","DOI":"10.1080\/00207210412331294595"},{"key":"rf11","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e89-a.12.3730"},{"key":"rf12","doi-asserted-by":"publisher","DOI":"10.1080\/00207210600562173"},{"key":"rf13","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20060196"},{"key":"rf14","doi-asserted-by":"publisher","DOI":"10.1002\/cta.452"},{"key":"rf15","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-008-9015-1"},{"key":"rf16","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.0575"},{"key":"rf17","author":"Biolek D.","year":"2009","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"rf18","doi-asserted-by":"publisher","DOI":"10.1080\/00207210903289409"},{"key":"rf19","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-010-9150-3"},{"key":"rf20","doi-asserted-by":"publisher","DOI":"10.1049\/el:19670114"},{"key":"rf21","doi-asserted-by":"publisher","DOI":"10.1016\/0026-2692(89)90076-1"},{"key":"rf22","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19971081"},{"key":"rf23","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2004.11.027"},{"key":"rf24","doi-asserted-by":"publisher","DOI":"10.1080\/00207210412331334798"},{"key":"rf25","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.07.0106.0335"},{"key":"rf26","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2009.0167"},{"key":"rf27","doi-asserted-by":"publisher","DOI":"10.4236\/cs.2010.11002"},{"key":"rf28","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126611007281"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S021812661250065X","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T20:46:29Z","timestamp":1565124389000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S021812661250065X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":28,"journal-issue":{"issue":"01","published-online":{"date-parts":[[2013,2,28]]},"published-print":{"date-parts":[[2013,1]]}},"alternative-id":["10.1142\/S021812661250065X"],"URL":"https:\/\/doi.org\/10.1142\/s021812661250065x","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1]]}}}