{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,21]],"date-time":"2024-07-21T16:33:09Z","timestamp":1721579589158},"reference-count":17,"publisher":"World Scientific Pub Co Pte Lt","issue":"02","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2015,2]]},"abstract":"<jats:p> A Midimew-connected Mesh Network (MMN) is a minimal distance mesh with wrap-around links network of multiple basic modules (BMs), in which the BMs are 2D-mesh networks that are hierarchically interconnected for higher-level networks. In this paper, we present the architecture of the MMN, addressing of node, routing of message, and evaluate the static network performance of MMN, TESH, mesh and torus networks. In addition, we propose the network-on-chip (NoC) implementation of MMN. With innovative combination of diagonal and hierarchical structure, the MMN possesses several attractive features, including constant degree, small diameter, low cost, small average distance, moderate bisection width and high fault tolerant performance than that of other conventional and hierarchical interconnection networks. The simple architecture of MMN is also highly suitable for NoC implementation. To implement all the links of level-3 MMN, only four layers are needed which is feasible with current and future VLSI technologies. <\/jats:p>","DOI":"10.1142\/s021812661540006x","type":"journal-article","created":{"date-parts":[[2014,10,16]],"date-time":"2014-10-16T03:51:45Z","timestamp":1413431505000},"page":"1540006","source":"Crossref","is-referenced-by-count":6,"title":["Architecture and Network-on-Chip Implementation of a New Hierarchical Interconnection Network"],"prefix":"10.1142","volume":"24","author":[{"given":"M. M. Hafizur","family":"Rahman","sequence":"first","affiliation":[{"name":"Department of Computer Science, KICT, IIUM, Jalan Gombak-50728, Kuala Lumpur, Malaysia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rizal","family":"Mohd Nor","sequence":"additional","affiliation":[{"name":"Department of Computer Science, KICT, IIUM, Jalan Gombak-50728, Kuala Lumpur, Malaysia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tengku Mohd","family":"Bin Tengku Sembok","sequence":"additional","affiliation":[{"name":"Cyber Security Center, National Defense University Malaysia, Kuala Lumpur 57000, Malaysia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. A. H.","family":"Akhand","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Khulna University of Engineering &amp; Technology, Khulna-9203, Bangladesh"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2014,11,27]]},"reference":[{"key":"rf1","author":"Koomey J. G.","year":"2009","journal-title":"IEEE Ann. History Comp'g."},{"key":"rf2","doi-asserted-by":"publisher","DOI":"10.1109\/71.940745"},{"key":"rf4","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/189434"},{"key":"rf5","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2010.04.022"},{"key":"rf6","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E92.D.1062"},{"key":"rf7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11842-5_36"},{"key":"rf8","first-page":"837","volume":"80","author":"Jain V. K.","year":"1997","journal-title":"IEICE Trans. Info. Syst. E"},{"key":"rf10","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.21"},{"key":"rf11","doi-asserted-by":"publisher","DOI":"10.1109\/2.976918"},{"key":"rf13","first-page":"9","volume":"89","author":"Ho R.","year":"2009","journal-title":"Proc. IEEE"},{"key":"rf14","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"rf18","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","volume":"50","author":"Evgeny B.","year":"2004","journal-title":"J. Syst. Architect."},{"key":"rf19","volume-title":"Scalable Parallel Computing: Technology, Architecture, Programming","author":"Hwang K.","year":"1998"},{"key":"rf24","volume-title":"Interconnection Networks: An Engineering Approach","author":"Duato J.","year":"2003"},{"key":"rf32","doi-asserted-by":"publisher","DOI":"10.1109\/71.536939"},{"key":"rf33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676437"},{"key":"rf36","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S021812661540006X","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T03:50:49Z","timestamp":1565149849000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S021812661540006X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11,27]]},"references-count":17,"journal-issue":{"issue":"02","published-online":{"date-parts":[[2014,11,27]]},"published-print":{"date-parts":[[2015,2]]}},"alternative-id":["10.1142\/S021812661540006X"],"URL":"https:\/\/doi.org\/10.1142\/s021812661540006x","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,11,27]]}}}