{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T19:40:42Z","timestamp":1648669242162},"reference-count":19,"publisher":"World Scientific Pub Co Pte Lt","issue":"08","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2015,9]]},"abstract":"<jats:p>This paper presents a technique towards obtaining an estimate of the value of inductor(s) to expand the bandwidth of operation in a complementary metal-oxide semiconductor (CMOS) amplifier system which exploits shunt peaking principle. The basic principle is placement of the zeros of the transfer function in an interleaved manner relative to the uncompensated RC time-constant frequency (TCF) and the band-edge frequency (BEF) (i.e., product of the poles) of the transfer function. Application of the analytical results has been demonstrated for (i) a common-gate (CG) amplifier stage in a 0.18-\u03bcm CMOS process and (ii) an inter-stage inductor coupling network which serves as an interface between two amplifier stages. MATLAB simulation has been used to obtain the range of design inductance values. The TSMC 180-nm CMOS process has been used in Cadence CAD environment to validate the theoretical predictions. The inductors laid out have been modeled using the ASITIC program to obtain more realistic results. The proposed technique provides a bandwidth extension of the CMOS common-gate amplifier from 6.68 GHz to 10.4 GHz with 1 dB peaking using only a 1.85-nH inductor. For the inter-stage coupling network, the suggested design procedure leads to a bandwidth extension ratio (BWER) exceeding three, with less than 3-dB ripple.<\/jats:p>","DOI":"10.1142\/s0218126615501194","type":"journal-article","created":{"date-parts":[[2015,7,2]],"date-time":"2015-07-02T04:03:39Z","timestamp":1435809819000},"page":"1550119","source":"Crossref","is-referenced-by-count":0,"title":["A Technique to Determine the Designable Inductance Value(s) in Wide-Band CMOS-Amplifier System Employing Shunt-Peaking"],"prefix":"10.1142","volume":"24","author":[{"given":"R.","family":"Raut","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering Department, Concordia University, Montreal, Quebec H3G 1M8, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Gibson","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, Concordia University, Montreal, Quebec H3G 1M8, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2015,8,12]]},"reference":[{"key":"rf1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19970368"},{"key":"rf2","doi-asserted-by":"publisher","DOI":"10.1109\/4.340430"},{"key":"rf3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820884"},{"key":"rf4","doi-asserted-by":"publisher","DOI":"10.1049\/el:19960814"},{"key":"rf5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827807"},{"key":"rf6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.849101"},{"key":"rf7","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2006.885641"},{"key":"rf8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831783"},{"key":"rf9","doi-asserted-by":"publisher","DOI":"10.1109\/4.826816"},{"key":"rf10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922735"},{"key":"rf11","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-28341-8"},{"key":"rf12","doi-asserted-by":"publisher","DOI":"10.1049\/SBCS010E"},{"key":"rf13","volume-title":"Fundamentals of High-Frequency CMOS Analog Integrated Circuits","author":"Duran L.","year":"2009"},{"key":"rf18","doi-asserted-by":"crossref","unstructured":"T. H.\u00a0Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2nd edn. (Cambridge University Press, New York, USA, 2004)\u00a0p. 273.","DOI":"10.1017\/CBO9780511817281"},{"key":"rf19","volume-title":"VLSI Design Techniques for Analog and Digital Circuits","author":"Geiger Randal L.","year":"1990"},{"key":"rf22","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2003.815870"},{"key":"rf23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883320"},{"key":"rf25","doi-asserted-by":"publisher","DOI":"10.1002\/9783527631506"},{"key":"rf27","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2004.839329"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126615501194","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T12:05:42Z","timestamp":1599221142000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126615501194"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8,12]]},"references-count":19,"journal-issue":{"issue":"08","published-online":{"date-parts":[[2015,8,12]]},"published-print":{"date-parts":[[2015,9]]}},"alternative-id":["10.1142\/S0218126615501194"],"URL":"https:\/\/doi.org\/10.1142\/s0218126615501194","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8,12]]}}}