{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,5,12]],"date-time":"2023-05-12T08:50:24Z","timestamp":1683881424226},"reference-count":19,"publisher":"World Scientific Pub Co Pte Lt","issue":"09","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2015,10]]},"abstract":"<jats:p> This work describes an ultra low voltage, low power and self biased comparator with wide input common-mode range. The proposed comparator consists of a preamplifier followed by a regenerative back-to-back inverter latch, where two push pull NMOS and PMOS pairs are exploited to bias the preamplifier and adjust its output common mode voltage. This leads to a wide input common mode voltage range (from 0 V to 390 mV). Furthermore, the operation of proposed structure is relatively insensitive to process and temperature variations due to the push pull transistors, and low power consumption is achieved through sub-threshold region operation. The comparator circuit is designed using 65-nm CMOS technology with minimum supply voltage of 0.4 V. Simulation results show an average power consumption ranging from 141 nW to 188 nW for different input common mode voltage levels, where a simple power gating technique is employed to further reduce the power consumption. The Monte Carlo simulation shows an average offset of 450 \u03bcV with standard deviation of 3.3 mV. In addition, the comparator shows a kickback noise range of 0.3\u20132.4 mV (with input common mode range from 0 V to 390 mV) and input referred noise of 0.9 mV. The proposed comparator operates up to clock frequency of 1 MHz in most process corners and temperature range of 0\u2013100\u00b0C which is suitable for most of the biomedical sensing applications. <\/jats:p>","DOI":"10.1142\/s0218126615501340","type":"journal-article","created":{"date-parts":[[2015,7,23]],"date-time":"2015-07-23T02:56:43Z","timestamp":1437620203000},"page":"1550134","source":"Crossref","is-referenced-by-count":2,"title":["An Ultra Low Voltage Low Power Self Biased Latched Comparator with Wide Input Common Mode Range for Biomedical Applications"],"prefix":"10.1142","volume":"24","author":[{"given":"Seied Zaniar","family":"Hoseini","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Eng., The University of Akron, Akron, OH 44325, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Johar","family":"Abdekhoda","sequence":"additional","affiliation":[{"name":"Microelectronics Research Center, Urmia University, Urmia, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kye-Shin","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Eng., The University of Akron, Akron, OH 44325, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2015,8,27]]},"reference":[{"key":"rf1","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2013.2254116"},{"key":"rf2","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2009.2031627"},{"key":"rf3","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2013.2288594"},{"key":"rf4","doi-asserted-by":"publisher","DOI":"10.1109\/CJECE.2013.6704690"},{"key":"rf5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2246206"},{"key":"rf6","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2013.2280694"},{"key":"rf9","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2015.2403132"},{"key":"rf10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2102590"},{"key":"rf12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.875308"},{"key":"rf13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2239175"},{"key":"rf15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2241799"},{"key":"rf17","doi-asserted-by":"crossref","first-page":"911","DOI":"10.1109\/TCSI.2009.2015207","volume":"56","author":"He J.","year":"2009","journal-title":"IEEE Trans. Circuits Syst.-I"},{"key":"rf18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883204"},{"key":"rf19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"rf22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"rf25","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2073437"},{"key":"rf27","doi-asserted-by":"publisher","DOI":"10.1109\/4.68134"},{"key":"rf30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2150910"},{"key":"rf31","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi B.","year":"2000"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126615501340","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T17:43:00Z","timestamp":1565113380000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126615501340"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8,27]]},"references-count":19,"journal-issue":{"issue":"09","published-online":{"date-parts":[[2015,8,27]]},"published-print":{"date-parts":[[2015,10]]}},"alternative-id":["10.1142\/S0218126615501340"],"URL":"https:\/\/doi.org\/10.1142\/s0218126615501340","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8,27]]}}}