{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:00:45Z","timestamp":1759147245734},"reference-count":6,"publisher":"World Scientific Pub Co Pte Lt","issue":"09","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2015,10]]},"abstract":"<jats:p> A routing aggregation (RA) is proposed for load balancing network-on-chip (NoC). The computing nodes with dense traffic and long distance in network are gathered into the same routing node to form a super router. A load balancing routing algorithm for super router is presented to improve the overall performance of NoC. A simulation platform using System C is presented to confirm the feasibility of the proposed design in 2D mesh. The simulation results show that the proposed RA design can reduce the average packet latency and the standard deviation of host link utilization 8% and 33%, respectively compared with the reported routing methods. The area cost and power consumption compared with the reported schemes are 22% and 12% less, respectively. <\/jats:p>","DOI":"10.1142\/s0218126615501376","type":"journal-article","created":{"date-parts":[[2015,7,2]],"date-time":"2015-07-02T00:03:39Z","timestamp":1435795419000},"page":"1550137","source":"Crossref","is-referenced-by-count":19,"title":["A Routing Aggregation for Load Balancing Network-on-Chip"],"prefix":"10.1142","volume":"24","author":[{"given":"Xiaofeng","family":"Zhou","sequence":"first","affiliation":[{"name":"School of Microelectronics, Xidian University, 2 South Taibai Road, Xi'an, Shaanxi, Xi'an 710071, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lu","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University, 2 South Taibai Road, Xi'an, Shaanxi, Xi'an 710071, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University, 2 South Taibai Road, Xi'an, Shaanxi, Xi'an 710071, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Duan","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University, 2 South Taibai Road, Xi'an, Shaanxi, Xi'an 710071, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2015,8,27]]},"reference":[{"key":"rf5","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.01.002"},{"key":"rf10","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2013.06.005"},{"key":"rf16","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcss.2012.09.007"},{"key":"rf17","doi-asserted-by":"publisher","DOI":"10.5121\/vlsic.2012.3516"},{"key":"rf18","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.05.008"},{"key":"rf19","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126611007591"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126615501376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T13:43:03Z","timestamp":1565098983000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126615501376"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8,27]]},"references-count":6,"journal-issue":{"issue":"09","published-online":{"date-parts":[[2015,8,27]]},"published-print":{"date-parts":[[2015,10]]}},"alternative-id":["10.1142\/S0218126615501376"],"URL":"https:\/\/doi.org\/10.1142\/s0218126615501376","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8,27]]}}}