{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:35:00Z","timestamp":1758893700451},"reference-count":16,"publisher":"World Scientific Pub Co Pte Lt","issue":"04","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2016,4]]},"abstract":"<jats:p> High-throughput designs of hash functions are strongly demanded due to the need for security in every transmitted packet of worldwide e-transactions. Thus, optimized and non-optimized pipelined architectures have been proposed raising, however, important questions. Which is the optimum number of the pipeline stages? Is it worth to develop optimized designs or could the same results be achieved by increasing only the pipeline stages of the non-optimized designs? The paper answers the above questions studying extensively many pipelined architectures of SHA-1 and SHA-256 hashes, implemented in FPGAs, in terms of throughput\/area (T\/A) factor. Also, guides for developing efficient security schemes designs are provided. <\/jats:p>","DOI":"10.1142\/s0218126616500328","type":"journal-article","created":{"date-parts":[[2015,12,10]],"date-time":"2015-12-10T07:52:29Z","timestamp":1449733949000},"page":"1650032","source":"Crossref","is-referenced-by-count":12,"title":["Area-Throughput Trade-Offs for SHA-1 and SHA-256 Hash Functions\u2019 Pipelined Designs"],"prefix":"10.1142","volume":"25","author":[{"given":"Harris E.","family":"Michail","sequence":"first","affiliation":[{"name":"Electrical Engineering and Information Technology Department, Cyprus University of Technology, Lemesos 3036, Cyprus"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George S.","family":"Athanasiou","sequence":"additional","affiliation":[{"name":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Patras GR-26504, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasileios I.","family":"Kelefouras","sequence":"additional","affiliation":[{"name":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Patras GR-26504, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George","family":"Theodoridis","sequence":"additional","affiliation":[{"name":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Patras GR-26504, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thanos","family":"Stouraitis","sequence":"additional","affiliation":[{"name":"ECE Department, Khalifa University, PO Box 127788, Abu Dhabi, UAE"},{"name":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Patras GR-26504, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Costas E.","family":"Goutis","sequence":"additional","affiliation":[{"name":"VLSI Design Laboratory, Electrical and Computer Engineering Department, University of Patras, Patras GR-26504, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2016,2,2]]},"reference":[{"key":"S0218126616500328BIB003","volume-title":"Secure Electronic Transactions: Introduction and Technical Reference","author":"Loeb L.","year":"1998"},{"key":"S0218126616500328BIB004","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2004.20"},{"key":"S0218126616500328BIB006","volume-title":"SSL & TLS Essentials: Securing the Web","author":"Thomas S.","year":"2000"},{"key":"S0218126616500328BIB008","volume-title":"IPv6: Theory, Protocol and Practice","author":"Loshin P.","year":"2004"},{"key":"S0218126616500328BIB016","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.49"},{"key":"S0218126616500328BIB018","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2009.05.003"},{"key":"S0218126616500328BIB019","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2008.15"},{"key":"S0218126616500328BIB020","first-page":"2","volume":"5","author":"Michail H. E.","year":"2012","journal-title":"ACM Trans. Reconfigurable Technol. Syst. (TRETS)"},{"key":"S0218126616500328BIB021","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000450"},{"key":"S0218126616500328BIB025","doi-asserted-by":"publisher","DOI":"10.1007\/BF03037652"},{"key":"S0218126616500328BIB027","doi-asserted-by":"publisher","DOI":"10.1587\/elex.6.1174"},{"key":"S0218126616500328BIB033","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-005-0086-5"},{"key":"S0218126616500328BIB034","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.910539"},{"key":"S0218126616500328BIB035","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00306-6_22"},{"key":"S0218126616500328BIB036","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2006.09.006"},{"key":"S0218126616500328BIB037","first-page":"147","volume":"3","author":"Zeghid M.","year":"2008","journal-title":"J. Inf. Assur. Security"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126616500328","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T13:15:16Z","timestamp":1565097316000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126616500328"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,2]]},"references-count":16,"journal-issue":{"issue":"04","published-online":{"date-parts":[[2016,2,2]]},"published-print":{"date-parts":[[2016,4]]}},"alternative-id":["10.1142\/S0218126616500328"],"URL":"https:\/\/doi.org\/10.1142\/s0218126616500328","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2,2]]}}}