{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T05:38:11Z","timestamp":1740116291684,"version":"3.37.3"},"reference-count":21,"publisher":"World Scientific Pub Co Pte Ltd","issue":"10","funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61201059"],"award-info":[{"award-number":["61201059"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61176037"],"award-info":[{"award-number":["61176037"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"State Key Laboratory of ASIC and Systems (Fudan University)","award":["2005kf007"],"award-info":[{"award-number":["2005kf007"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2016,10]]},"abstract":"<jats:p> On-chip global interconnects are becoming speed and power bottlenecks in state-of-the-art chips. Low-swing signaling is used to improve delay performance and reduce power consumption. This paper first performs a delay analysis for different low-swing circuits based on the Asymptotic Waveform Evaluation (AWE). In addition, new delay metrics are presented and analyzed. The new delay metrics demonstrate that optimal designs can be obtained in low-swing signaling. To verify our analysis, a simulation environment is established. The simulation results indicate that the optimal designs can increase the 3[Formula: see text]dB bandwidth of a wire by more than 40% in resistively driven or capacitively driven 10[Formula: see text]mm global links. Thus, these optimal design methods can effectively improve the bandwidth of global wires. <\/jats:p>","DOI":"10.1142\/s0218126616501218","type":"journal-article","created":{"date-parts":[[2016,5,21]],"date-time":"2016-05-21T06:03:15Z","timestamp":1463810595000},"page":"1650121","source":"Crossref","is-referenced-by-count":3,"title":["Delay Analysis and Design Optimization for Low-Swing RC-Limited Global Interconnects"],"prefix":"10.1142","volume":"25","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5521-6197","authenticated-orcid":false,"given":"Jianfei","family":"Jiang","sequence":"first","affiliation":[{"name":"School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, 800 Dongchuan, RD.\u00a0Minhang District, Shanghai 200240, P.\u00a0R.\u00a0China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[{"name":"School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, 800 Dongchuan, RD.\u00a0Minhang District, Shanghai 200240, P.\u00a0R.\u00a0China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiguang","family":"Sheng","sequence":"additional","affiliation":[{"name":"School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, 800 Dongchuan, RD.\u00a0Minhang District, Shanghai 200240, P.\u00a0R.\u00a0China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qin","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, 800 Dongchuan, RD.\u00a0Minhang District, Shanghai 200240, P.\u00a0R.\u00a0China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weifeng","family":"He","sequence":"additional","affiliation":[{"name":"School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, 800 Dongchuan, RD.\u00a0Minhang District, Shanghai 200240, P.\u00a0R.\u00a0China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2016,7,22]]},"reference":[{"key":"S0218126616501218BIB001","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2047415"},{"key":"S0218126616501218BIB002","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2004549"},{"key":"S0218126616501218BIB003","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2336213"},{"key":"S0218126616501218BIB005","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810060"},{"key":"S0218126616501218BIB006","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193519"},{"key":"S0218126616501218BIB008","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002682"},{"key":"S0218126616501218BIB009","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910807"},{"key":"S0218126616501218BIB010","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036761"},{"key":"S0218126616501218BIB012","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2041319"},{"key":"S0218126616501218BIB013","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2161394"},{"volume-title":"IC Interconnect Analysis","year":"2002","author":"Celik M.","key":"S0218126616501218BIB014"},{"key":"S0218126616501218BIB015","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"},{"key":"S0218126616501218BIB016","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2185835"},{"key":"S0218126616501218BIB017","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2014.2305801"},{"key":"S0218126616501218BIB018","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"S0218126616501218BIB021","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.2004465"},{"key":"S0218126616501218BIB022","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010155"},{"volume-title":"Digital Integrated Circuits: A Design Perspective","year":"2003","author":"Rabaey J.","key":"S0218126616501218BIB023"},{"key":"S0218126616501218BIB025","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2011.0283"},{"key":"S0218126616501218BIB026","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2408353"},{"key":"S0218126616501218BIB027","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2011.2172947"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126616501218","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,23]],"date-time":"2019-09-23T07:40:44Z","timestamp":1569224444000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126616501218"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7,22]]},"references-count":21,"journal-issue":{"issue":"10","published-online":{"date-parts":[[2016,7,22]]},"published-print":{"date-parts":[[2016,10]]}},"alternative-id":["10.1142\/S0218126616501218"],"URL":"https:\/\/doi.org\/10.1142\/s0218126616501218","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2016,7,22]]}}}