{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,30]],"date-time":"2024-08-30T07:34:31Z","timestamp":1725003271415},"reference-count":13,"publisher":"World Scientific Pub Co Pte Lt","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2016,10]]},"abstract":"<jats:p> A 12-bit 500-MS\/s current steering digital-to-analog converter (DAC) for high-speed power line communication (PLC) modems is presented in this paper. The performance of current steering DAC is limited by the current cell mismatches and glitch problems caused by switching timing errors. In this paper, the current cell design procedure is presented to minimize random mismatches. Then, a new data-weighted averaging (DWA) technique with fewer glitches and low hardware complexity is proposed to compensate for the gradient mismatch. Spurious-free dynamic range (SFDR) improvement and low complexity are effectively achieved by employing both a row\u2013column structure and a (CSA) structure as the floor plan of the proposed DAC. The proposed DAC is implemented in a standard 0.18-[Formula: see text]m CMOS process with an active area of 2.445[Formula: see text]mm<jats:sup>2<\/jats:sup>, which achieves a differential non linearity (DNL) of 0.25[Formula: see text]LSB and an integral non-linearity (INL) of 0.19[Formula: see text]LSB. Additionally, the SFDR increases by 13.2[Formula: see text]dB (on average) when employing the proposed DWA technique. The total power consumption of the proposed DAC is 176[Formula: see text]mW from a 1.8-V supply voltage. <\/jats:p>","DOI":"10.1142\/s021812661650122x","type":"journal-article","created":{"date-parts":[[2016,6,3]],"date-time":"2016-06-03T08:31:37Z","timestamp":1464942697000},"page":"1650122","source":"Crossref","is-referenced-by-count":5,"title":["A 12-Bit 500-MS\/s Current Steering CMOS DAC for High-Speed PLC Modems"],"prefix":"10.1142","volume":"25","author":[{"given":"Chan-Keun","family":"Kwon","sequence":"first","affiliation":[{"name":"Department of Nano Semiconductor Engineering, Korea University, 145, Anam-ro, Seongbuk-gu, Seoul 02841, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junil","family":"Moon","sequence":"additional","affiliation":[{"name":"Department of Nano Semiconductor Engineering, Korea University, 145, Anam-ro, Seongbuk-gu, Seoul 02841, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soo-Won","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Korea University, 145, Anam-ro, Seongbuk-gu, Seoul 02841, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2016,7,22]]},"reference":[{"key":"S021812661650122XBIB001","doi-asserted-by":"publisher","DOI":"10.1002\/9780470661291"},{"key":"S021812661650122XBIB002","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3768-4"},{"key":"S021812661650122XBIB003","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862342"},{"key":"S021812661650122XBIB004","doi-asserted-by":"publisher","DOI":"10.1109\/82.850417"},{"key":"S021812661650122XBIB005","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158728"},{"key":"S021812661650122XBIB006","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2011606"},{"key":"S021812661650122XBIB008","doi-asserted-by":"publisher","DOI":"10.1109\/4.910469"},{"key":"S021812661650122XBIB009","doi-asserted-by":"publisher","DOI":"10.1109\/4.735535"},{"key":"S021812661650122XBIB010","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004527"},{"key":"S021812661650122XBIB011","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31229-8"},{"key":"S021812661650122XBIB012","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829923"},{"key":"S021812661650122XBIB014","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875287"},{"key":"S021812661650122XBIB015","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126614500042"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S021812661650122X","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T04:46:55Z","timestamp":1565153215000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S021812661650122X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7,22]]},"references-count":13,"journal-issue":{"issue":"10","published-online":{"date-parts":[[2016,7,22]]},"published-print":{"date-parts":[[2016,10]]}},"alternative-id":["10.1142\/S021812661650122X"],"URL":"https:\/\/doi.org\/10.1142\/s021812661650122x","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,7,22]]}}}