{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T04:15:00Z","timestamp":1648700100669},"reference-count":10,"publisher":"World Scientific Pub Co Pte Lt","issue":"08","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2017,8]]},"abstract":"<jats:p> A novel method of nodal impedance calculation is presented in this paper. This method is capable of time-efficient calculation of arbitrary two-point complex impedance in an analog and mixed-signal circuit and could improve the development time of impedance-based tests both in DC and AC domain. A fault simulation methodology based on the proposed method is described in detail. Several experiments are provided that prove the time efficiency of the method. Experimental application showing the benefits of the method on a real circuit is provided as well. <\/jats:p>","DOI":"10.1142\/s0218126617400059","type":"journal-article","created":{"date-parts":[[2017,2,14]],"date-time":"2017-02-14T22:31:45Z","timestamp":1487111505000},"page":"1740005","source":"Crossref","is-referenced-by-count":0,"title":["A Novel Method Towards Time-Efficient Fault Analysis of Analog and Mixed-Signal Circuits"],"prefix":"10.1142","volume":"26","author":[{"given":"Juraj","family":"Brenku\u0161","sequence":"first","affiliation":[{"name":"Faculty of Electrical Engineering and Information Technology, Slovak University of Technology, Ilkovi\u010dova 3, 812 19 Bratislava, Slovakia"}]},{"given":"Viera","family":"Stopjakov\u00e1","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering and Information Technology, Slovak University of Technology, Ilkovi\u010dova 3, 812 19 Bratislava, Slovakia"}]},{"given":"Viera","family":"\u010cer\u0148anov\u00e1","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering and Information Technology, Slovak University of Technology, Ilkovi\u010dova 3, 812 19 Bratislava, Slovakia"}]},{"given":"Daniel","family":"Arbet","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering and Information Technology, Slovak University of Technology, Ilkovi\u010dova 3, 812 19 Bratislava, Slovakia"}]},{"given":"Luk\u00e1\u0161","family":"Nagy","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering and Information Technology, Slovak University of Technology, Ilkovi\u010dova 3, 812 19 Bratislava, Slovakia"}]},{"given":"Vladim\u00edr","family":"Sedl\u00e1k","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering and Information Technology, Slovak University of Technology, Ilkovi\u010dova 3, 812 19 Bratislava, Slovakia"}]}],"member":"219","published-online":{"date-parts":[[2017,4,11]]},"reference":[{"key":"S0218126617400059BIB003","doi-asserted-by":"publisher","DOI":"10.1016\/S1007-0214(07)70088-3"},{"key":"S0218126617400059BIB004","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047745"},{"key":"S0218126617400059BIB005","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5240-9"},{"key":"S0218126617400059BIB006","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2005.861490"},{"key":"S0218126617400059BIB008","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2015.2421712"},{"key":"S0218126617400059BIB011","doi-asserted-by":"publisher","DOI":"10.1109\/5.843000"},{"key":"S0218126617400059BIB014","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2251656"},{"key":"S0218126617400059BIB015","volume-title":"Computer Methods for Circuits Analysis and Design","author":"Vlach J.","year":"1994"},{"key":"S0218126617400059BIB016","doi-asserted-by":"publisher","DOI":"10.1088\/0305-4470\/39\/27\/002"},{"key":"S0218126617400059BIB018","first-page":"283","volume":"65","author":"\u010cer\u0148anov\u00e1 V.","year":"2014","journal-title":"J. Electr. Eng."}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126617400059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T12:39:19Z","timestamp":1565095159000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126617400059"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,11]]},"references-count":10,"journal-issue":{"issue":"08","published-online":{"date-parts":[[2017,4,11]]},"published-print":{"date-parts":[[2017,8]]}},"alternative-id":["10.1142\/S0218126617400059"],"URL":"https:\/\/doi.org\/10.1142\/s0218126617400059","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,4,11]]}}}