{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T05:38:15Z","timestamp":1740116295574,"version":"3.37.3"},"reference-count":31,"publisher":"World Scientific Pub Co Pte Ltd","issue":"04","funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["318306"],"award-info":[{"award-number":["318306"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2017,4]]},"abstract":"<jats:p> This paper presents a design exploration, at both system and circuit levels, of integrated transceivers for the upcoming fifth generation (5G) of wireless communications. First, a system level model for 5G communications is carried out to derive transceiver design specifications. Being 5G still in pre-standardization phase, a few currently used standards (ECMA-387, IEEE 802.15.3c, and LTE-A) are taken into account as the reference for the signal format. Following a top-down flow, this work presents the design in 65[Formula: see text]nm CMOS SOI and bulk technologies of the key blocks of a fully integrated transceiver: low noise amplifier (LNA), power amplifier (PA) and on-chip antenna. Different circuit topologies are presented and compared allowing for different trade-offs between gain, power consumption, noise figure, output power, linearity, integration cost and link performance. The best configuration of antenna and LNA co-design results in a peak gain higher than 27[Formula: see text]dB, a noise figure below 5[Formula: see text]dB and a power consumption of 35[Formula: see text]mW. A linear PA design is presented to face the high Peak to Average Power Ratio (PAPR) of multi-carrier transmissions envisaged for 5G, featuring a 1[Formula: see text]dB compression point output power (OP1dB) of 8.2[Formula: see text]dBm. The delivered output power in the linear region can be increased up to 13.2[Formula: see text]dBm by combining four basic PA blocks through a Wilkinson power combiner\/divider circuit. The proposed circuits are shown to enable future 5G connections, operating in a mm-wave spectrum range (spanning 9[Formula: see text]GHz, from 57[Formula: see text]GHz to 66[Formula: see text]GHz), with a data-rate of several Gb\/s in a short-range scenario, spanning from few centimeters to tens of meters. <\/jats:p>","DOI":"10.1142\/s0218126617500694","type":"journal-article","created":{"date-parts":[[2016,11,4]],"date-time":"2016-11-04T02:32:23Z","timestamp":1478226743000},"page":"1750069","source":"Crossref","is-referenced-by-count":9,"title":["Design Exploration of mm-Wave Integrated Transceivers for Short-Range Mobile Communications Towards 5G"],"prefix":"10.1142","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6724-4219","authenticated-orcid":false,"given":"Sergio","family":"Saponara","sequence":"first","affiliation":[{"name":"Department of Information Engineering, University of Pisa, via Caruso 16, I-56122 Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Filippo","family":"Giannetti","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Pisa, via Caruso 16, I-56122 Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruno","family":"Neri","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Pisa, via Caruso 16, I-56122 Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2016,12,6]]},"reference":[{"key":"S0218126617500694BIB001","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.2328098"},{"key":"S0218126617500694BIB002","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2299397"},{"key":"S0218126617500694BIB003","doi-asserted-by":"publisher","DOI":"10.1007\/s11276-015-0942-z"},{"journal-title":"IEEE Globecom","year":"2014","author":"Kulkarni M. N.","key":"S0218126617500694BIB006"},{"journal-title":"IEEE BlackSeaCom","year":"2014","author":"Yilmaz T.","key":"S0218126617500694BIB007"},{"journal-title":"EE Times","year":"2015","author":"Barrett M.","key":"S0218126617500694BIB009"},{"key":"S0218126617500694BIB012","doi-asserted-by":"publisher","DOI":"10.4186\/ej.2016.20.1.87"},{"key":"S0218126617500694BIB014","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2014.2355415"},{"key":"S0218126617500694BIB016","first-page":"97","volume":"52","author":"Dateki T.","year":"2016","journal-title":"Fujitsu Sci. Tech. J."},{"key":"S0218126617500694BIB017","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894325"},{"key":"S0218126617500694BIB018","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2014.2380319"},{"key":"S0218126617500694BIB020","doi-asserted-by":"publisher","DOI":"10.1109\/TAP.2014.2312202"},{"key":"S0218126617500694BIB023","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2012.2226055"},{"key":"S0218126617500694BIB025","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2409295"},{"volume-title":"Linear CMOS Power Amplifiers: A Complete Design Workflow","year":"2013","author":"Ruiz H. Solar","key":"S0218126617500694BIB026"},{"volume-title":"High Rate 60 GHz PHY, MAC and PALs","year":"2010","author":"Standard ECMA-387","key":"S0218126617500694BIB027"},{"volume-title":"LTE-Advanced: A Practical Systems Approach to Understanding 3GPP LTE Releases 10 and 11 Radio Access Technologies","year":"2013","author":"Ahmadi S.","key":"S0218126617500694BIB035"},{"key":"S0218126617500694BIB037","volume":"9","author":"Nicol\u00e0s M. L.","year":"2011","journal-title":"Adv. Radio Sci."},{"key":"S0218126617500694BIB038","doi-asserted-by":"publisher","DOI":"10.1017\/S1759078711000080"},{"key":"S0218126617500694BIB040","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2005.860897"},{"key":"S0218126617500694BIB042","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2166662"},{"key":"S0218126617500694BIB044","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126612500478"},{"key":"S0218126617500694BIB045","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2013.2274962"},{"key":"S0218126617500694BIB046","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034806"},{"key":"S0218126617500694BIB047","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875301"},{"key":"S0218126617500694BIB050","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2009.2037867"},{"key":"S0218126617500694BIB051","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053095"},{"key":"S0218126617500694BIB054","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.899116"},{"key":"S0218126617500694BIB055","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2166184"},{"key":"S0218126617500694BIB058","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218066"},{"key":"S0218126617500694BIB059","first-page":"1","volume":"37","author":"Baoyong C.","year":"2016","journal-title":"J. Semicond."}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126617500694","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,21]],"date-time":"2019-09-21T20:43:06Z","timestamp":1569098586000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126617500694"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12,6]]},"references-count":31,"journal-issue":{"issue":"04","published-online":{"date-parts":[[2016,12,6]]},"published-print":{"date-parts":[[2017,4]]}},"alternative-id":["10.1142\/S0218126617500694"],"URL":"https:\/\/doi.org\/10.1142\/s0218126617500694","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2016,12,6]]}}}