{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T05:37:38Z","timestamp":1740116258986,"version":"3.37.3"},"reference-count":9,"publisher":"World Scientific Pub Co Pte Ltd","issue":"02","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2018,2]]},"abstract":"<jats:p> In 2D mesh Network on Chips (NoCs), fault-tolerant algorithms usually deactivate healthy nodes to form rectangular or convex fault blocks. However, the deactivated nodes can possibly form an available tunnel in a faulty block. We propose a method to discover these tunnels, and propose a fault-tolerant routing algorithm to route messages through such paths such that the overall communication performance is improved. In addition, the algorithm is deadlock-free by prohibiting some turns. Simulation results demonstrate that the reuse of the sacrificed nodes in fault blocks can significantly reduce the average message latency. <\/jats:p>","DOI":"10.1142\/s0218126618500226","type":"journal-article","created":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T05:27:32Z","timestamp":1498109252000},"page":"1850022","source":"Crossref","is-referenced-by-count":1,"title":["A Fault-Tolerant Routing Algorithm Using Tunnels in Fault Blocks for Network-on-Chip"],"prefix":"10.1142","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1081-6017","authenticated-orcid":false,"given":"Ling","family":"Wang","sequence":"first","affiliation":[{"name":"Department of Computer Science, Harbin Institute of Technology, Harbin, Heilongjiang 150001, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Terrence","family":"Mak","sequence":"additional","affiliation":[{"name":"Department of Electronics and Computer Science, Southampton University, Southampton S017 1BJ, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2017,9,11]]},"reference":[{"key":"S0218126618500226BIB001","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"S0218126618500226BIB003","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.1996.4772741"},{"key":"S0218126618500226BIB004","doi-asserted-by":"publisher","DOI":"10.1145\/146628.140384"},{"key":"S0218126618500226BIB011","first-page":"765","volume":"14","author":"Chen K. H.","year":"1998","journal-title":"J. Inf. Sci. Eng."},{"key":"S0218126618500226BIB012","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228511"},{"key":"S0218126618500226BIB014","doi-asserted-by":"publisher","DOI":"10.1109\/12.392844"},{"key":"S0218126618500226BIB015","first-page":"1649","volume":"23","author":"Holsmark R.","year":"2007","journal-title":"J. Inf. Sci. Eng."},{"key":"S0218126618500226BIB016","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"S0218126618500226BIB017","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2235188"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126618500226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T15:15:32Z","timestamp":1565104532000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126618500226"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9,11]]},"references-count":9,"journal-issue":{"issue":"02","published-online":{"date-parts":[[2017,9,11]]},"published-print":{"date-parts":[[2018,2]]}},"alternative-id":["10.1142\/S0218126618500226"],"URL":"https:\/\/doi.org\/10.1142\/s0218126618500226","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2017,9,11]]}}}