{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T05:38:15Z","timestamp":1740116295495,"version":"3.37.3"},"reference-count":25,"publisher":"World Scientific Pub Co Pte Ltd","issue":"03","funder":[{"name":"Natural Science Foundation of Zhejiang Province of China","award":["LY13F020012"],"award-info":[{"award-number":["LY13F020012"]}]},{"name":"Teacher's professional development for training abroad of education department in Zhejiang Province of China","award":["JW2016001"],"award-info":[{"award-number":["JW2016001"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61376025"],"award-info":[{"award-number":["61376025"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2018,3]]},"abstract":"<jats:p> Aiming at the efficient topology design of upper-layer network in hybrid application-specific wireless Network-on-Chip (NoC), we propose a new design method of power-interference collaborative optimization (PICO) after analyzing the potential factors of high power consumption and interference, and establishing relevant mathematical model. The design method is used for generating optimal irregular topology of ultralow power-interference using effective wireless link placement and channel assignment based on heuristic search algorithm under certain signal-to-interference plus noise ratio and strict resource constraints, such as the available number of wireless links and silicon area. In addition, the traffic balance between channels is carefully considered in the topology optimization. The theoretical calculation and cycle-accurate simulation results demonstrate that the resulting irregular topology generated by the co-optimization design method outperforms the conventional counterparts in terms of achievable throughput, power efficiency and bandwidth. <\/jats:p>","DOI":"10.1142\/s0218126618500366","type":"journal-article","created":{"date-parts":[[2017,7,6]],"date-time":"2017-07-06T23:08:08Z","timestamp":1499382488000},"page":"1850036","source":"Crossref","is-referenced-by-count":0,"title":["An Irregular Topology Generation Using Power-Interference Co-Optimization for Hybrid Application-Specific Wireless NoC"],"prefix":"10.1142","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3461-0259","authenticated-orcid":false,"given":"Jianhua","family":"Li","sequence":"first","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics, 29 Jiangjun Road, Nanjing 211106, P.\u00a0R.\u00a0China"},{"name":"Institute of Computer Application, Taizhou University, 605 DongFang Road, Linhai 317000, P.\u00a0R.\u00a0China"}]},{"given":"Ning","family":"Wu","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics, 29 Jiangjun Road, Nanjing 211106, P.\u00a0R.\u00a0China"}]},{"given":"Yongliang","family":"Hu","sequence":"additional","affiliation":[{"name":"Institute of Computer Application, Taizhou University, 605 DongFang Road, Linhai 317000, P.\u00a0R.\u00a0China"}]},{"given":"Gaobiao","family":"Wu","sequence":"additional","affiliation":[{"name":"Institute of Computer Application, Taizhou University, 605 DongFang Road, Linhai 317000, P.\u00a0R.\u00a0China"}]}],"member":"219","published-online":{"date-parts":[[2017,10,30]]},"reference":[{"key":"S0218126618500366BIB001","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126615501376"},{"key":"S0218126618500366BIB002","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126617500372"},{"key":"S0218126618500366BIB003","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-014-1341-4"},{"key":"S0218126618500366BIB004","doi-asserted-by":"publisher","DOI":"10.1049\/iet-map.2009.0238"},{"key":"S0218126618500366BIB005","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2190752"},{"key":"S0218126618500366BIB006","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.86"},{"key":"S0218126618500366BIB009","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.176"},{"key":"S0218126618500366BIB010","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.224"},{"key":"S0218126618500366BIB011","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E95.C.495"},{"key":"S0218126618500366BIB014","first-page":"1","volume":"7","author":"Wang S.","year":"2014","journal-title":"J. Eng."},{"key":"S0218126618500366BIB015","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2351577"},{"key":"S0218126618500366BIB016","doi-asserted-by":"publisher","DOI":"10.1109\/TMC.2008.70"},{"key":"S0218126618500366BIB017","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"S0218126618500366BIB020","first-page":"104","volume":"37","author":"Zhou X.","year":"2016","journal-title":"J. Semicond."},{"key":"S0218126618500366BIB024","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2009.09.011"},{"key":"S0218126618500366BIB025","doi-asserted-by":"publisher","DOI":"10.1145\/2287696.2287706"},{"key":"S0218126618500366BIB026","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126615501261"},{"key":"S0218126618500366BIB027","first-page":"91","volume":"19","author":"Fen G.","year":"2010","journal-title":"Chin. J. Electron."},{"key":"S0218126618500366BIB028","first-page":"360","author":"Elmiligi H.","year":"2008","journal-title":"IEEE Int. Symp. Circuits Syst."},{"key":"S0218126618500366BIB030","first-page":"86","volume":"155","author":"Li J.","year":"2013","journal-title":"Sensors Transducers J."},{"key":"S0218126618500366BIB031","doi-asserted-by":"publisher","DOI":"10.1145\/1140103.1140286"},{"key":"S0218126618500366BIB032","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2007.900837"},{"key":"S0218126618500366BIB033","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"S0218126618500366BIB035","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"S0218126618500366BIB037","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126618500366","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,21]],"date-time":"2019-09-21T05:46:16Z","timestamp":1569044776000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126618500366"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,30]]},"references-count":25,"journal-issue":{"issue":"03","published-online":{"date-parts":[[2017,10,30]]},"published-print":{"date-parts":[[2018,3]]}},"alternative-id":["10.1142\/S0218126618500366"],"URL":"https:\/\/doi.org\/10.1142\/s0218126618500366","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2017,10,30]]}}}