{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T13:31:22Z","timestamp":1778938282210,"version":"3.51.4"},"reference-count":23,"publisher":"World Scientific Pub Co Pte Ltd","issue":"05","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2018,5]]},"abstract":"<jats:p> The efficiency of residue number system depends on the reverse converter due to several modulo operations like addition, subtraction and multiplication. In this paper, a design of new four moduli set [Formula: see text], reverse converter is presented. The moduli set have moduli with length ranging from ([Formula: see text]) to ([Formula: see text])-bits. The reverse conversion for moduli set [Formula: see text] has been optimized in existing state of art. Thus, proposed converter is based on two new moduli set [Formula: see text] and utilizes the mixed radix conversion. This converter is memoryless, and occupies least area. The proposed converter is based on carry save adder (CSA) and modulo adder enabling more speed and less hardware complexity for dynamic range of [Formula: see text]-bit, offering good area-delay product. <\/jats:p>","DOI":"10.1142\/s0218126618500755","type":"journal-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T23:29:34Z","timestamp":1506641374000},"page":"1850075","source":"Crossref","is-referenced-by-count":6,"title":["Area Efficient Memoryless Reverse Converter for New Four Moduli Set {2n\u22121,2n\u22121,2n+1,22n+1\u22121}"],"prefix":"10.1142","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7751-7380","authenticated-orcid":false,"given":"Ritesh Kumar","family":"Jaiswal","sequence":"first","affiliation":[{"name":"Electronics and Communication Engineering Department, Motilal Nehru National Institute of Technology, Allahabad 211004, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raj","family":"Kumar","sequence":"additional","affiliation":[{"name":"Electronics and Communication Engineering Department, Motilal Nehru National Institute of Technology, Allahabad 211004, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram Awadh","family":"Mishra","sequence":"additional","affiliation":[{"name":"Electronics and Communication Engineering Department, Motilal Nehru National Institute of Technology, Allahabad 211004, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2018,2,6]]},"reference":[{"key":"S0218126618500755BIB001","volume-title":"Residue Arithmetic and Its Applications to Computer Technology","author":"Szabo N. S.","year":"1967"},{"key":"S0218126618500755BIB002","volume-title":"Computer Arithmetic, Algorithms and Hardware Design","author":"Parhami B.","year":"2000"},{"key":"S0218126618500755BIB003","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0997-4"},{"key":"S0218126618500755BIB004","doi-asserted-by":"publisher","DOI":"10.1142\/p523"},{"key":"S0218126618500755BIB005","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050166"},{"key":"S0218126618500755BIB006","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2205953"},{"key":"S0218126618500755BIB008","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2239164"},{"key":"S0218126618500755BIB009","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2283674"},{"key":"S0218126618500755BIB011","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.126"},{"key":"S0218126618500755BIB012","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2002.1011216"},{"key":"S0218126618500755BIB013","doi-asserted-by":"publisher","DOI":"10.1109\/82.899659"},{"key":"S0218126618500755BIB015","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2007.08.008"},{"key":"S0218126618500755BIB016","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-006-0219-y"},{"key":"S0218126618500755BIB017","doi-asserted-by":"crossref","first-page":"3145","DOI":"10.1007\/s00034-014-9798-1","volume":"33","author":"Reza M.","year":"2014","journal-title":"Circuits Syst. Signal Process."},{"key":"S0218126618500755BIB018","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2188456"},{"key":"S0218126618500755BIB019","doi-asserted-by":"publisher","DOI":"10.4316\/aece.2011.02006"},{"key":"S0218126618500755BIB021","first-page":"318","volume":"8","author":"Bankas E. K.","year":"2014","journal-title":"Int. J. Computer, Control, Quant. Inf. Engg."},{"key":"S0218126618500755BIB022","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.817789"},{"key":"S0218126618500755BIB023","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2008.03.006"},{"key":"S0218126618500755BIB024","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2290843"},{"key":"S0218126618500755BIB025","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2286433"},{"key":"S0218126618500755BIB026","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(03)00062-6"},{"key":"S0218126618500755BIB027","doi-asserted-by":"publisher","DOI":"10.1109\/12.257703"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126618500755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T15:49:29Z","timestamp":1565106569000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126618500755"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,6]]},"references-count":23,"journal-issue":{"issue":"05","published-online":{"date-parts":[[2018,2,6]]},"published-print":{"date-parts":[[2018,5]]}},"alternative-id":["10.1142\/S0218126618500755"],"URL":"https:\/\/doi.org\/10.1142\/s0218126618500755","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,2,6]]}}}