{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:06:49Z","timestamp":1759147609656},"reference-count":23,"publisher":"World Scientific Pub Co Pte Lt","issue":"07","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2018,6,30]]},"abstract":"<jats:p> A quasi-floating gate (QFG) \u201csuper-follower\u201d is presented. The high resistance used by the QFG transistor is constructed by two diodes connected back-to-back, leading to a simple-, temperature-stable- and small-area solution. Expressions for the behavior of the follower are introduced and verified by circuit simulations in LTSPICE using 0.5[Formula: see text][Formula: see text]m CMOS process models, which show an improved performance of the proposed circuit with respect to the original super-follower. To prove the principle, a test cell was fabricated in the same 0.5[Formula: see text][Formula: see text]m CMOS technology and characterized. Measurement results show a gain-bandwidth product of 10[Formula: see text]MHz and power consumption of 120[Formula: see text][Formula: see text]W with a 1.5[Formula: see text]V single supply. <\/jats:p>","DOI":"10.1142\/s0218126618501116","type":"journal-article","created":{"date-parts":[[2017,11,17]],"date-time":"2017-11-17T06:26:23Z","timestamp":1510899983000},"page":"1850111","source":"Crossref","is-referenced-by-count":6,"title":["A CMOS Low-Voltage Super Follower Using Quasi-Floating Gate Techniques"],"prefix":"10.1142","volume":"27","author":[{"given":"J. J.","family":"Ocampo-Hidalgo","sequence":"first","affiliation":[{"name":"Departamento de Electr\u00f3nica, Universidad Aut\u00f3noma Metropolitana Azcapotzalco, Sn. Pablo 180, Col. Reynosa Tamaulipas, Mexico City 02200, M\u00e9xico"}]},{"given":"J.","family":"Alduc\u00edn-Castillo","sequence":"additional","affiliation":[{"name":"Departamento de Electr\u00f3nica, Universidad Aut\u00f3noma Metropolitana Azcapotzalco, Sn. Pablo 180, Col. Reynosa Tamaulipas, Mexico City 02200, M\u00e9xico"}]},{"given":"I.","family":"V\u00e1zquez-\u00c1lvarez","sequence":"additional","affiliation":[{"name":"Departamento de Electr\u00f3nica, Universidad Aut\u00f3noma Metropolitana Azcapotzalco, Sn. Pablo 180, Col. Reynosa Tamaulipas, Mexico City 02200, M\u00e9xico"}]},{"given":"L. N.","family":"Oliva-Moreno","sequence":"additional","affiliation":[{"name":"Instituto Polit\u00e9cnico Nacional, Av. Juan de Dios B\u00e1tiz esq., Av. Miguel Oth\u00f3n de Mendiz\u00e1bal, Col. Lindavista, Mexico City 07738, M\u00e9xico"}]},{"given":"J. E.","family":"Molinar-Sol\u00eds","sequence":"additional","affiliation":[{"name":"Instituto Tecnol\u00f3gico de Ciudad Guzm\u00e1n, Av. Tecnol\u00f3gico 100, Ciudad Guzm\u00e1n, Jalisco 49100, M\u00e9xico"}]}],"member":"219","published-online":{"date-parts":[[2018,3,26]]},"reference":[{"key":"S0218126618501116BIB001","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2451812"},{"key":"S0218126618501116BIB002","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.02.007"},{"key":"S0218126618501116BIB003","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1977.1050882"},{"key":"S0218126618501116BIB004","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2576643"},{"key":"S0218126618501116BIB005","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2415292"},{"key":"S0218126618501116BIB006","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2377431"},{"key":"S0218126618501116BIB007","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530879"},{"key":"S0218126618501116BIB008","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822782"},{"key":"S0218126618501116BIB009","volume-title":"CMOS: Circuit Design, Layout and Simulation","author":"Baker R. J.","year":"2005"},{"key":"S0218126618501116BIB010","volume-title":"Analysis and Design of Analog Integrated Circuits","author":"Gray P. R.","year":"2001"},{"key":"S0218126618501116BIB011","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.851387"},{"key":"S0218126618501116BIB012","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2016.11.020"},{"key":"S0218126618501116BIB013","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2411626"},{"key":"S0218126618501116BIB014","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126617500980"},{"key":"S0218126618501116BIB015","doi-asserted-by":"publisher","DOI":"10.1515\/freq-2012-0125"},{"key":"S0218126618501116BIB016","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.811434"},{"key":"S0218126618501116BIB018","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.1382"},{"key":"S0218126618501116BIB019","doi-asserted-by":"publisher","DOI":"10.1049\/el.2015.0768"},{"key":"S0218126618501116BIB020","doi-asserted-by":"publisher","DOI":"10.1002\/cta.776"},{"key":"S0218126618501116BIB022","volume-title":"Microelectronics Circuits","author":"Sedra A. S.","year":"2005"},{"key":"S0218126618501116BIB024","volume-title":"CMOS Analog Circuit Design","author":"Allen P. E.","year":"2002"},{"key":"S0218126618501116BIB025","doi-asserted-by":"publisher","DOI":"10.1109\/4.823447"},{"key":"S0218126618501116BIB026","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835811"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126618501116","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T13:30:59Z","timestamp":1565098259000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126618501116"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,26]]},"references-count":23,"journal-issue":{"issue":"07","published-online":{"date-parts":[[2018,3,26]]},"published-print":{"date-parts":[[2018,6,30]]}},"alternative-id":["10.1142\/S0218126618501116"],"URL":"https:\/\/doi.org\/10.1142\/s0218126618501116","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3,26]]}}}