{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,7]],"date-time":"2026-07-07T05:25:38Z","timestamp":1783401938503,"version":"3.54.6"},"reference-count":41,"publisher":"World Scientific Pub Co Pte Lt","issue":"07","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2018,6,30]]},"abstract":"<jats:p> Despite its important existing challenges, quantum-dot cellular automata (QCA) is one of the promising replacement candidates of the traditional VLSI technology. Practical implementation issues such as fault tolerance and lack of customized CAD tools and algorithms for automatic synthesis of large complex systems are some important instances of QCA circuit design challenges. Currently, most of the research papers focus only on development of individually efficient QCA gates and circuits in terms of only their physical properties such as area and delay. However, throughout this paper, it is demonstrated that these compressed and fast individual QCA gates and circuits cause serious concerns when they are exploited as building blocks in modular design of higher level complex circuits. Some simple but effective design rules are then emphasized to solve this problem by preserving the \u201cmodular design efficiency\u201d of the developed underlying QCA gates and circuits. As a case study, two new instances of fault-tolerant QCA XOR gates are introduced which are designed by simultaneously considering both area\/delay and modular design efficiency rules. A wide range of numerical experiments are provided throughout the paper to prove the priority of the proposed gates with respect to eight other samples of the most efficient existing XOR structures, when exploiting them to build more complex circuits such as adders and error detection\/correction circuits. <\/jats:p>","DOI":"10.1142\/s0218126618501153","type":"journal-article","created":{"date-parts":[[2017,11,17]],"date-time":"2017-11-17T06:26:23Z","timestamp":1510899983000},"page":"1850115","source":"Crossref","is-referenced-by-count":52,"title":["A Fault-Tolerant and Efficient XOR Structure for Modular Design of Complex QCA Circuits"],"prefix":"10.1142","volume":"27","author":[{"given":"Mehrdad","family":"Poorhosseini","sequence":"first","affiliation":[{"name":"Faculty of Computer and Information Technology Engineering, Qazvin Branch, Islamic Azad University, Qazvin, Iran"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ali Reza","family":"Hejazi","sequence":"additional","affiliation":[{"name":"Faculty of Computer and Information Technology Engineering, Qazvin Branch, Islamic Azad University, Qazvin, Iran"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"219","published-online":{"date-parts":[[2018,3,26]]},"reference":[{"key":"S0218126618501153BIB001","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"S0218126618501153BIB004","doi-asserted-by":"publisher","DOI":"10.1126\/science.277.5328.928"},{"key":"S0218126618501153BIB005","doi-asserted-by":"publisher","DOI":"10.1109\/5.752515"},{"key":"S0218126618501153BIB006","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/4\/1\/004"},{"key":"S0218126618501153BIB007","doi-asserted-by":"publisher","DOI":"10.1109\/5.573740"},{"key":"S0218126618501153BIB008","doi-asserted-by":"publisher","DOI":"10.1126\/science.7973651"},{"key":"S0218126618501153BIB009","doi-asserted-by":"publisher","DOI":"10.1063\/1.124043"},{"key":"S0218126618501153BIB010","doi-asserted-by":"publisher","DOI":"10.1063\/1.126955"},{"key":"S0218126618501153BIB011","doi-asserted-by":"publisher","DOI":"10.1063\/1.127103"},{"key":"S0218126618501153BIB012","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.816522"},{"key":"S0218126618501153BIB013","doi-asserted-by":"publisher","DOI":"10.1166\/jno.2008.004"},{"key":"S0218126618501153BIB014","doi-asserted-by":"publisher","DOI":"10.1126\/science.287.5457.1466"},{"key":"S0218126618501153BIB015","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.828576"},{"key":"S0218126618501153BIB018","doi-asserted-by":"publisher","DOI":"10.1126\/science.284.5412.274"},{"key":"S0218126618501153BIB019","doi-asserted-by":"publisher","DOI":"10.1063\/1.1421217"},{"key":"S0218126618501153BIB020","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.824012"},{"key":"S0218126618501153BIB022","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852667"},{"key":"S0218126618501153BIB023","doi-asserted-by":"publisher","DOI":"10.1063\/1.356375"},{"key":"S0218126618501153BIB024","doi-asserted-by":"publisher","DOI":"10.1126\/science.284.5412.289"},{"key":"S0218126618501153BIB026","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.820815"},{"key":"S0218126618501153BIB029","first-page":"442","volume":"5","author":"Jagarlamudi H.","year":"2011","journal-title":"Int. Sch. Sci. Res. Innov."},{"key":"S0218126618501153BIB030","first-page":"8","volume":"2","author":"Shah N.","year":"2012","journal-title":"Commun. Inf. Sci. Manage. Eng."},{"key":"S0218126618501153BIB031","first-page":"55","volume":"8","author":"Roohi A.","year":"2011","journal-title":"Int. J. Comput. Sci."},{"key":"S0218126618501153BIB032","doi-asserted-by":"publisher","DOI":"10.4028\/www.scientific.net\/AMM.467.531"},{"key":"S0218126618501153BIB033","first-page":"60","volume":"51","author":"Mustafa M.","year":"2013","journal-title":"Indian J. Pure Appl. Phys."},{"key":"S0218126618501153BIB034","doi-asserted-by":"publisher","DOI":"10.4236\/cs.2013.42020"},{"key":"S0218126618501153BIB035","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcss.2014.04.012"},{"key":"S0218126618501153BIB036","doi-asserted-by":"publisher","DOI":"10.5815\/ijmecs.2016.08.02"},{"key":"S0218126618501153BIB037","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2306754"},{"key":"S0218126618501153BIB040","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.07.003"},{"key":"S0218126618501153BIB041","doi-asserted-by":"publisher","DOI":"10.1166\/jctn.2010.1517"},{"key":"S0218126618501153BIB042","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.21"},{"key":"S0218126618501153BIB043","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/561651"},{"key":"S0218126618501153BIB045","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.03.007"},{"key":"S0218126618501153BIB046","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883921"},{"key":"S0218126618501153BIB047","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2220565"},{"key":"S0218126618501153BIB051","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.02.004"},{"key":"S0218126618501153BIB052","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/250802"},{"key":"S0218126618501153BIB053","doi-asserted-by":"publisher","DOI":"10.1166\/jctn.2015.3743"},{"key":"S0218126618501153BIB054","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2016.0071"},{"key":"S0218126618501153BIB055","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.234"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126618501153","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T13:31:08Z","timestamp":1565098268000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126618501153"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,26]]},"references-count":41,"journal-issue":{"issue":"07","published-online":{"date-parts":[[2018,3,26]]},"published-print":{"date-parts":[[2018,6,30]]}},"alternative-id":["10.1142\/S0218126618501153"],"URL":"https:\/\/doi.org\/10.1142\/s0218126618501153","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3,26]]}}}