{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T05:38:08Z","timestamp":1740116288292,"version":"3.37.3"},"reference-count":19,"publisher":"World Scientific Pub Co Pte Ltd","issue":"08","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2018,7]]},"abstract":"<jats:p> Adaptive filters have wide range of applications in areas such as echo or interference cancellation, prediction and system identification. Due to high computational complexity of adaptive filters, their hardware implementation is not an easy task. However, it becomes essential in many cases where real-time execution is needed. This paper presents the design and hardware implementation of a variable step size 40 order adaptive filter for de-noising acoustic signals. To ensure an area efficient implementation, a novel structure is being proposed. The proposed structure eliminates the requirement of extra registers for storage of delayed inputs thereby reducing the silicon area. The structure is compared with direct-form and transposed-form structures by adapting the filter coefficients using four different variants of the least means square (LMS) algorithm. Subsequently, the filters are implemented on three different field programmable gate arrays (FPGAs) viz. Spartan 6, Virtex 6 and Virtex 7 to find out the best device family that can be used to implement an Adaptive noise canceller (ANC) by comparing speed, power and area utilization. The synthesis results clearly reveal that ANC designed using the proposed structure has resulted in a reduction in silicon area without incurring any significant overhead in terms of power or delay. <\/jats:p>","DOI":"10.1142\/s0218126618501256","type":"journal-article","created":{"date-parts":[[2017,11,21]],"date-time":"2017-11-21T03:13:11Z","timestamp":1511233991000},"page":"1850125","source":"Crossref","is-referenced-by-count":1,"title":["A Novel Design and FPGA Implementation of Filters Adapted Using LMS Variants"],"prefix":"10.1142","volume":"27","author":[{"family":"Sakshi","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, Thapar University, Patiala, Punjab 147001, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5022-4913","authenticated-orcid":false,"given":"Ravi","family":"Kumar","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Thapar University, Patiala, Punjab 147001, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2018,4,12]]},"reference":[{"key":"S0218126618501256BIB001","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2013.2297296"},{"volume-title":"Adaptive Signal Processing","year":"1985","author":"Widrow B.","key":"S0218126618501256BIB002"},{"volume-title":"Adaptive Filter Theory","year":"1986","author":"Haykin S.","key":"S0218126618501256BIB003"},{"key":"S0218126618501256BIB004","doi-asserted-by":"publisher","DOI":"10.1134\/S1054661806010020"},{"key":"S0218126618501256BIB005","doi-asserted-by":"publisher","DOI":"10.1016\/j.dsp.2014.01.005"},{"volume-title":"Fundamentals of Adaptive Filtering","year":"2003","author":"Sayed A.","key":"S0218126618501256BIB006"},{"key":"S0218126618501256BIB008","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1987.1086201"},{"key":"S0218126618501256BIB009","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2013.2245622"},{"volume-title":"VLSI Digital Signal Processing Systems\u2014Design and Implementation","year":"1999","author":"Parhi K. K.","key":"S0218126618501256BIB010"},{"key":"S0218126618501256BIB011","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1976.10286"},{"key":"S0218126618501256BIB012","first-page":"2025","volume":"59","author":"Choudhary S.","year":"2012","journal-title":"IEEE Trans. Circ. Syst."},{"key":"S0218126618501256BIB013","doi-asserted-by":"publisher","DOI":"10.1109\/78.236504"},{"volume-title":"The Digital Signal Processing Handbook","year":"2000","author":"Madisetti V. K.","key":"S0218126618501256BIB014"},{"key":"S0218126618501256BIB015","doi-asserted-by":"publisher","DOI":"10.1109\/78.330354"},{"key":"S0218126618501256BIB016","doi-asserted-by":"publisher","DOI":"10.1016\/j.dsp.2012.09.004"},{"key":"S0218126618501256BIB017","doi-asserted-by":"publisher","DOI":"10.1016\/j.dsp.2013.07.006"},{"key":"S0218126618501256BIB018","doi-asserted-by":"publisher","DOI":"10.1109\/82.199901"},{"volume-title":"Digital Signal Processing With Field Programmable Gate Arrays","year":"2007","author":"Baese U. M.","key":"S0218126618501256BIB021"},{"key":"S0218126618501256BIB023","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2023641"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126618501256","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T22:17:45Z","timestamp":1565129865000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126618501256"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,12]]},"references-count":19,"journal-issue":{"issue":"08","published-online":{"date-parts":[[2018,4,12]]},"published-print":{"date-parts":[[2018,7]]}},"alternative-id":["10.1142\/S0218126618501256"],"URL":"https:\/\/doi.org\/10.1142\/s0218126618501256","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2018,4,12]]}}}