{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T05:37:58Z","timestamp":1740116278592,"version":"3.37.3"},"reference-count":9,"publisher":"World Scientific Pub Co Pte Ltd","issue":"09","funder":[{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61604067"],"award-info":[{"award-number":["61604067"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Shenzhen Science and Technology Institute","award":["JCYJ20160530191008447"],"award-info":[{"award-number":["JCYJ20160530191008447"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2018,8]]},"abstract":"<jats:p> This paper presents a [Formula: see text]-enabled output-capacitor-free CMOS low-dropout (LDO) regulator with fast transient response for cost-effective system-on-chip (SoC) power management applications with elevated-[Formula: see text] supply. All the MOS transistors used in the proposed LDO regulator are low voltage (LV) MOSFETs, hence saving the high voltage devices fabrication cost required in a conventional design. Two LV power transistors are cascaded in the power train. A mid-rail regulator is used to generate [Formula: see text] voltage for the power transistors as well as the main error amplifier to guarantee safe operation. The mid-rail regulator employs stacking transistors to handle the high supply voltage. Moreover, Miller compensation with adaptive biasing is used to achieve good stability and fast transient response. A proof-of-concept design is fabricated in a standard 0.18-[Formula: see text]m CMOS process which achieves 3.3\u20133.6[Formula: see text]V nominal input, 3.1[Formula: see text]V nominal output and 100[Formula: see text]mA loading capability with all the transistors being 1.8[Formula: see text]V MOSFETs. <\/jats:p>","DOI":"10.1142\/s0218126618501438","type":"journal-article","created":{"date-parts":[[2018,1,10]],"date-time":"2018-01-10T03:54:33Z","timestamp":1515556473000},"page":"1850143","source":"Crossref","is-referenced-by-count":0,"title":["A 2 \u00d7 <i>V<sub>DD<\/sub><\/i>-Enabled Output-Capacitor-Free Low-Dropout Regulator with Fast Transient Response for Low-Cost System-on-Chip"],"prefix":"10.1142","volume":"27","author":[{"given":"Shuangxing","family":"Zhao","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Southern University of Science and Technolgy, Nanshan District, Shenzhen, Guangdong 518055, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chenchang","family":"Zhan","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Southern University of Science and Technolgy, Nanshan District, Shenzhen, Guangdong 518055, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guigang","family":"Cai","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Southern University of Science and Technolgy, Nanshan District, Shenzhen, Guangdong 518055, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2018,4,26]]},"reference":[{"key":"S0218126618501438BIB002","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034805"},{"key":"S0218126618501438BIB004","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2289897"},{"key":"S0218126618501438BIB005","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2371454"},{"key":"S0218126618501438BIB006","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.1719"},{"key":"S0218126618501438BIB007","first-page":"520","author":"Gupta V.","year":"2007","journal-title":"IEEE Int. Solid-State Circuits Conf."},{"key":"S0218126618501438BIB009","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885060"},{"key":"S0218126618501438BIB011","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2010.2049769"},{"key":"S0218126618501438BIB015","first-page":"2117","volume":"24","author":"Maity A.","year":"2016","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"S0218126618501438BIB016","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2527681"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126618501438","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T00:35:16Z","timestamp":1565138116000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126618501438"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,26]]},"references-count":9,"journal-issue":{"issue":"09","published-online":{"date-parts":[[2018,4,26]]},"published-print":{"date-parts":[[2018,8]]}},"alternative-id":["10.1142\/S0218126618501438"],"URL":"https:\/\/doi.org\/10.1142\/s0218126618501438","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2018,4,26]]}}}