{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,5]],"date-time":"2025-11-05T06:29:58Z","timestamp":1762324198493,"version":"3.37.3"},"reference-count":24,"publisher":"World Scientific Pub Co Pte Ltd","issue":"09","funder":[{"name":"National ICT R&D Fund, Pakistan","award":["ICTRDF\/TR&D\/2012\/65"],"award-info":[{"award-number":["ICTRDF\/TR&D\/2012\/65"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2018,8]]},"abstract":"<jats:p> This paper concerns the design space exploration (DSE) of Reconfigurable Multi- Processor System-on- Chip (MPSoC) architectures. Reconfiguration allows users to allocate optimum system resources for a specific application in such a way to improve the energy and throughput balance. To achieve the best balance between power consumption and throughput performance for a particular application domain, typical design space parameters for a multi-processor architecture comprise the cache size, the number of processor cores and the operating frequency. The exploration of the design space has always been an offline technique, consuming a large amount of time. Hence, the exploration has been unsuitable for reconfigurable architectures, which require an early runtime decision. This paper presents Approximate Computing DSE (AC-DSE), an online technique for the DSE of MPSoCs by means of approximate computing. In AC-DSE, design space solutions are first obtained from a set of optimization algorithms, which in turn are used to train a neural network (NN). From then on, the NN can be used to rapidly return its own solutions in the form of design space parameters for a desired energy and throughput performance, without any further training. <\/jats:p>","DOI":"10.1142\/s0218126618501451","type":"journal-article","created":{"date-parts":[[2018,1,8]],"date-time":"2018-01-08T20:36:34Z","timestamp":1515443794000},"page":"1850145","source":"Crossref","is-referenced-by-count":8,"title":["AC-DSE: Approximate Computing for the Design Space Exploration of Reconfigurable MPSoCs"],"prefix":"10.1142","volume":"27","author":[{"given":"Arsalan","family":"Shahid","sequence":"first","affiliation":[{"name":"School of Computer Science, University College Dublin, Dublin 4, Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad Yasir","family":"Qadri","sequence":"additional","affiliation":[{"name":"School of Computer Science and Electronic Engineering, University of Essex, Colchester, Essex CO4 3SQ, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7039-9879","authenticated-orcid":false,"given":"Martin","family":"Fleury","sequence":"additional","affiliation":[{"name":"School of Computer Science and Electronic Engineering, University of Essex, Colchester, Essex CO4 3SQ, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hira","family":"Waris","sequence":"additional","affiliation":[{"name":"COMSATS Institute of Information Technology, CIIT Wah, Wah Cantt, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ayaz","family":"Ahmad","sequence":"additional","affiliation":[{"name":"COMSATS Institute of Information Technology, CIIT Wah, Wah Cantt, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nadia N.","family":"Qadri","sequence":"additional","affiliation":[{"name":"COMSATS Institute of Information Technology, CIIT Wah, Wah Cantt, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2018,4,26]]},"reference":[{"key":"S0218126618501451BIB003","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24431-5_4"},{"key":"S0218126618501451BIB006","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485971"},{"key":"S0218126618501451BIB007","first-page":"25","volume":"9","author":"Fowers J.","year":"2013","journal-title":"ACM Tran. Archit. Code Optim."},{"key":"S0218126618501451BIB009","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-6940-7_15"},{"volume-title":"Multicore Technology: Architecture, Reconfiguration, and Modeling","year":"2013","author":"Qadri M. Y.","key":"S0218126618501451BIB011"},{"key":"S0218126618501451BIB016","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-76472-6"},{"key":"S0218126618501451BIB018","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2015.2481898"},{"key":"S0218126618501451BIB019","first-page":"1","author":"Mamaghanian H.","year":"2014","journal-title":"Designing with Uncertainty-Opportunities & Challenges"},{"key":"S0218126618501451BIB027","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804107"},{"key":"S0218126618501451BIB031","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049053"},{"key":"S0218126618501451BIB033","first-page":"1","volume":"1","author":"Calborean H.","year":"2011","journal-title":"Acta Univ. Cibin. Tech. Ser."},{"key":"S0218126618501451BIB037","first-page":"1","author":"Bui J.","year":"2007","journal-title":"Computer Organization"},{"volume-title":"Computer Architecture: A Quantitative Approach","year":"2011","author":"Hennessy J. L.","key":"S0218126618501451BIB040"},{"key":"S0218126618501451BIB041","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"S0218126618501451BIB042","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"S0218126618501451BIB044","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1099-1360(199907)8:4<221::AID-MCDA247>3.0.CO;2-O"},{"volume-title":"Multi-Objective Design Space Exploration of Multiprocessor SoC Architectures","year":"2014","author":"Silvano C.","key":"S0218126618501451BIB045"},{"key":"S0218126618501451BIB047","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45712-7_5"},{"key":"S0218126618501451BIB048","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2004.823470"},{"key":"S0218126618501451BIB051","doi-asserted-by":"publisher","DOI":"10.1145\/201045.201050"},{"key":"S0218126618501451BIB052","doi-asserted-by":"publisher","DOI":"10.1137\/0915085"},{"key":"S0218126618501451BIB053","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-60327-101-1_3"},{"key":"S0218126618501451BIB054","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0067700"},{"volume-title":"Neural Networks and Learning Machines","year":"2008","author":"Haykin S.","key":"S0218126618501451BIB055"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126618501451","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T00:35:20Z","timestamp":1565138120000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126618501451"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,26]]},"references-count":24,"journal-issue":{"issue":"09","published-online":{"date-parts":[[2018,4,26]]},"published-print":{"date-parts":[[2018,8]]}},"alternative-id":["10.1142\/S0218126618501451"],"URL":"https:\/\/doi.org\/10.1142\/s0218126618501451","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2018,4,26]]}}}