{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T11:21:49Z","timestamp":1649157709458},"reference-count":19,"publisher":"World Scientific Pub Co Pte Lt","issue":"09","funder":[{"name":"Tunisian Heigh Institute in Telecom Applications"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2018,8]]},"abstract":"<jats:p> This paper considers the noise modeling of interconnections in on-chip communication. We present an approach to illustrate modeling and simulation of interconnections on chip microsystems that consist of electrical circuits connected to subsystems described by partial differential equations, which are solved independently. A model for energy dissipation in RLC mode is proposed for the switching current\/voltage of such on-chip interconnections. <\/jats:p><jats:p> The Waveform Relaxation (WR) algorithm is presented in this paper to address limiting in simulating NoCs due to the large number of coupled lines. <\/jats:p><jats:p> We describe our approach to the modeling of on-chip interconnections. We present an applicative example of our approach with VHDL-AMS implementations and simulation results. This article analyzes the coupling noise, the bit error rate (BER) as well as the noise as a function of the rise\/fall time of the signal source which can significantly limit the scalability of the NoCs. <\/jats:p>","DOI":"10.1142\/s0218126618501499","type":"journal-article","created":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T04:05:35Z","timestamp":1515989135000},"page":"1850149","source":"Crossref","is-referenced-by-count":1,"title":["Noise Bus Modeling in Network on Chip"],"prefix":"10.1142","volume":"27","author":[{"given":"Moez","family":"Balti","sequence":"first","affiliation":[{"name":"Telecom Department, Tunisian High Institute in Telecom Applications (Iset\u2019Com), P\u00f4le Technologique cit\u00e9 elghazella, Ariana, 2083\/Tunis, Tunisia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2018,4,26]]},"reference":[{"key":"S0218126618501499BIB003","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2007.903288"},{"key":"S0218126618501499BIB004","first-page":"39","author":"Nakagawa S. O.","year":"1988","journal-title":"Hewlett-Packard J."},{"key":"S0218126618501499BIB006","doi-asserted-by":"publisher","DOI":"10.1109\/92.863617"},{"key":"S0218126618501499BIB009","doi-asserted-by":"publisher","DOI":"10.1109\/22.954772"},{"key":"S0218126618501499BIB010","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2005.862656"},{"key":"S0218126618501499BIB011","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2007.896010"},{"key":"S0218126618501499BIB012","volume-title":"Computer Aided Analysis of Electronic Circuits: Algorithms and Computational Techniques","author":"Chua L. O.","year":"1975"},{"key":"S0218126618501499BIB013","volume-title":"Iterative Solution of Nonlinear Equations in Several Variables","author":"Ortega J. M.","year":"1970"},{"key":"S0218126618501499BIB014","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"S0218126618501499BIB015","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151076"},{"key":"S0218126618501499BIB016","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844106"},{"key":"S0218126618501499BIB018","doi-asserted-by":"publisher","DOI":"10.1002\/047134608X.W2528"},{"key":"S0218126618501499BIB020","doi-asserted-by":"publisher","DOI":"10.1108\/03321640210423333"},{"key":"S0218126618501499BIB022","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e88-a.4.885"},{"key":"S0218126618501499BIB023","doi-asserted-by":"publisher","DOI":"10.1109\/92.863617"},{"key":"S0218126618501499BIB025","volume-title":"Error Control Systems for Digital Communication and Storage","author":"Wicker S.","year":"1995"},{"key":"S0218126618501499BIB027","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.02.003"},{"key":"S0218126618501499BIB028","first-page":"95","volume":"2","author":"White J.","year":"1985","journal-title":"Trans. Soc. Comput. Simul."},{"key":"S0218126618501499BIB029","volume-title":"Analysis of Multiconductor Transmission Lines","author":"Paul C. R.","year":"1994","edition":"2"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126618501499","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T04:35:33Z","timestamp":1565152533000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126618501499"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,26]]},"references-count":19,"journal-issue":{"issue":"09","published-online":{"date-parts":[[2018,4,26]]},"published-print":{"date-parts":[[2018,8]]}},"alternative-id":["10.1142\/S0218126618501499"],"URL":"https:\/\/doi.org\/10.1142\/s0218126618501499","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,4,26]]}}}