{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T05:37:40Z","timestamp":1740116260466,"version":"3.37.3"},"reference-count":12,"publisher":"World Scientific Pub Co Pte Ltd","issue":"supp01","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2019,12,1]]},"abstract":"<jats:p> Nowadays, many Integrated Systems embed auxiliary on-chip instruments whose function is to perform test, debug, calibration, configuration, etc. The growing complexity and the increasing number of these instruments have led to new solutions for their access and control, such as the IEEE 1687 standard. The standard introduces an infrastructure composed of scan chains incorporating configurable elements for accessing the instruments in a flexible manner. Such an infrastructure is known as Reconfigurable Scan Network or RSN.\u00a0Since permanent faults affecting the circuitry can cause malfunction, i.e., inappropriate behavior, detecting them is of utmost importance. This paper addresses the issue of generating effective sequences for testing the reconfigurable elements within RSNs using evolutionary computation. Test configurations are extracted with automatic test pattern generation (ATPG) and used to guide the evolution. Post-processing techniques are proposed to improve the evolutionary fittest solution. Results on a standard set of benchmark networks show up to 27% reduced test time with respect to test generation based on RSN exploration. <\/jats:p>","DOI":"10.1142\/s0218126619400073","type":"journal-article","created":{"date-parts":[[2019,5,6]],"date-time":"2019-05-06T14:09:45Z","timestamp":1557151785000},"page":"1940007","source":"Crossref","is-referenced-by-count":1,"title":["An Enhanced Evolutionary Technique for the Generation of Compact Reconfigurable Scan-Network Tests"],"prefix":"10.1142","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1745-5293","authenticated-orcid":false,"given":"Riccardo","family":"Cantoro","sequence":"first","affiliation":[{"name":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Corso Duca degli Abruzzi 24, Turin 10129, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aleksa","family":"Damljanovic","sequence":"additional","affiliation":[{"name":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Corso Duca degli Abruzzi 24, Turin 10129, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matteo Sonza","family":"Reorda","sequence":"additional","affiliation":[{"name":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Corso Duca degli Abruzzi 24, Turin 10129, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"Squillero","sequence":"additional","affiliation":[{"name":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Corso Duca degli Abruzzi 24, Turin 10129, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2019,12,12]]},"reference":[{"key":"S0218126619400073BIB003","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763228"},{"key":"S0218126619400073BIB004","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1990.124822"},{"key":"S0218126619400073BIB005","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600306"},{"key":"S0218126619400073BIB006","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.13"},{"key":"S0218126619400073BIB007","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82277"},{"key":"S0218126619400073BIB008","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.7447934"},{"key":"S0218126619400073BIB009","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.58"},{"key":"S0218126619400073BIB010","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805840"},{"key":"S0218126619400073BIB011","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2017.34"},{"key":"S0218126619400073BIB012","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44874-8"},{"key":"S0218126619400073BIB013","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2018.00030"},{"key":"S0218126619400073BIB014","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-09426-7"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126619400073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,12,13]],"date-time":"2019-12-13T02:17:01Z","timestamp":1576203421000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126619400073"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12,1]]},"references-count":12,"journal-issue":{"issue":"supp01","published-print":{"date-parts":[[2019,12,1]]}},"alternative-id":["10.1142\/S0218126619400073"],"URL":"https:\/\/doi.org\/10.1142\/s0218126619400073","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2019,12,1]]}}}