{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T05:38:01Z","timestamp":1740116281588,"version":"3.37.3"},"reference-count":6,"publisher":"World Scientific Pub Co Pte Ltd","issue":"04","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2019,4]]},"abstract":"<jats:p> Transaction-Level Modeling (TLM) has been widely used in system-level design in the past few years. Simulation speed of Virtual Platforms (VPs) depends mainly on the transactions which are initiated by the Programmer\u2019s View (PV) models of the VP devices. PV models are required to run at highest simulation speed. Data bus width as a hardware (HW) parameter should not reduce simulation speed of the modeled transactions. Furthermore, HW-related parameters should only be accounted for when considering timing of the models. A fast SystemC-TLM model is developed for the widely used ARM PrimeCell PL080 DMAC IP. The performance of the proposed model is validated against a developed RTL model for the same device. The effect of the transactions granularity on simulation speed is determined. Different programmed transfers are simulated and compared with open-source Quick Emulator (QEMU)-based models. The developed model is compared with the developed RTL, the open-source QEMU model, and the existing ARM Fast Model (AFM). It is shown that simulation time of the developed model is reduced by two orders of magnitude as compared to the other existing models. <\/jats:p>","DOI":"10.1142\/s0218126619500592","type":"journal-article","created":{"date-parts":[[2018,5,27]],"date-time":"2018-05-27T23:50:28Z","timestamp":1527465028000},"page":"1950059","source":"Crossref","is-referenced-by-count":0,"title":["Fast Transaction-Level Model for Direct Memory Access Controller"],"prefix":"10.1142","volume":"28","author":[{"given":"Mona","family":"Safar","sequence":"first","affiliation":[{"name":"Computer Engineering and Systems Department Faculty of Engineering, Ain-Shams University Cairo, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9890-4651","authenticated-orcid":false,"given":"Magdy A.","family":"El-Moursy","sequence":"additional","affiliation":[{"name":"Integrated Circuits Verification Solutions Division, Mentor, A Siemens Business, Cairo, Egypt"},{"name":"Microelectronics Division, Electronics Research Institute, Cairo, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Tarek","sequence":"additional","affiliation":[{"name":"Electronics and Electrical Communications Department, Faculty of Engineering, Cairo University, Giza, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Emad","sequence":"additional","affiliation":[{"name":"Electronics and Electrical Communications Department, Faculty of Engineering, Cairo University, Giza, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Hesham","sequence":"additional","affiliation":[{"name":"Electronics and Electrical Communications Department, Faculty of Engineering, Cairo University, Giza, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashraf","family":"Salem","sequence":"additional","affiliation":[{"name":"Integrated Circuits Verification Solutions Division, Mentor, A Siemens Business, Cairo, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohsen","family":"Mahroos","sequence":"additional","affiliation":[{"name":"Electronics and Electrical Communications Department, Faculty of Engineering, Cairo University, Giza, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2019,3,31]]},"reference":[{"key":"S0218126619500592BIB002","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.112"},{"key":"S0218126619500592BIB004","first-page":"4","volume":"10","author":"Safar M.","year":"2013","journal-title":"Int. J. Comput. Sci. Issues"},{"issue":"4","key":"S0218126619500592BIB005","first-page":"258","volume":"3","author":"Abdel-Haleem A.","year":"2017","journal-title":"Imperial Journal of Interdisciplinary Research (IJIR)"},{"key":"S0218126619500592BIB015","unstructured":"F. Vahid ,  Digital Design with RTL Design, Verilog and VHDL,  2nd edn.  (John Wiley and Sons,  2010), p.  247."},{"key":"S0218126619500592BIB019","doi-asserted-by":"publisher","DOI":"10.1007\/b137175"},{"key":"S0218126619500592BIB021","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.02.002"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126619500592","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T00:54:45Z","timestamp":1565139285000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126619500592"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3,31]]},"references-count":6,"journal-issue":{"issue":"04","published-online":{"date-parts":[[2019,3,31]]},"published-print":{"date-parts":[[2019,4]]}},"alternative-id":["10.1142\/S0218126619500592"],"URL":"https:\/\/doi.org\/10.1142\/s0218126619500592","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2019,3,31]]}}}