{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T05:37:48Z","timestamp":1740116268373,"version":"3.37.3"},"reference-count":28,"publisher":"World Scientific Pub Co Pte Ltd","issue":"07","funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61202076"],"award-info":[{"award-number":["61202076"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2019,6,30]]},"abstract":"<jats:p>With more cores integrated into a single chip and the fast growth of main memory capacity, the DRAM memory design faces ever increasing challenges. Previous studies have shown that DRAM can consume up to 40% of the system power, which makes DRAM a major factor constraining the whole system\u2019s growth in performance. Moreover, memory accesses from different applications are usually interleaved and interfere with each other, which further exacerbates the situation in memory system management. Therefore, reducing memory power consumption has become an urgent problem to be solved in both academia and industry. In this paper, we first proposed a novel strategy called Dynamic Bank Partitioning (DBP), which allocates banks to different applications based on their memory access characteristics. DBP not only effectively eliminates the interference among applications, but also fully takes advantage of bank level parallelism. Secondly, to further reduce power consumption, we propose an adaptive method to dynamically select an optimal page policy for each bank according to the characteristics of memory accesses that each bank receives. Our experimental results show that our strategy not only improves the system performance but also reduces the memory power consumption at the same time. Our proposed scheme can reduce memory power consumption up to 21.2% (10% on average across all workloads) and improve the performance to some extent. In the case that workloads are built with mixed applications, our scheme reduces the power consumption by 14% on average and improves the performance up to 12.5% (3% on average).<\/jats:p>","DOI":"10.1142\/s0218126619501135","type":"journal-article","created":{"date-parts":[[2018,8,3]],"date-time":"2018-08-03T09:52:14Z","timestamp":1533289934000},"page":"1950113","source":"Crossref","is-referenced-by-count":2,"title":["A Performance Conserving Approach for Reducing Memory Power Consumption in Multi-Core Systems"],"prefix":"10.1142","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4542-8727","authenticated-orcid":false,"given":"Juan","family":"Fang","sequence":"first","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology, Beijing 100124, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiajia","family":"Lu","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology, Beijing 100124, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mengxuan","family":"Wang","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology, Beijing 100124, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Zhao","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering Department, University of North Texas, Texas, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2019,6,27]]},"reference":[{"doi-asserted-by":"publisher","key":"S0218126619501135BIB001","DOI":"10.1145\/1250662.1250699"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB002","DOI":"10.1145\/1815961.1815983"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB003","DOI":"10.7873\/DATE.2013.075"},{"volume-title":"The Int. Conf.","author":"Shah H.","first-page":"247","key":"S0218126619501135BIB004"},{"volume-title":"2012 IEEE 18th International Symp. High Performance Computer Architecture (HPCA)","author":"Min K. J.","first-page":"1","key":"S0218126619501135BIB005"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB006","DOI":"10.1145\/2370816.2370869"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB007","DOI":"10.1109\/TC.2010.108"},{"volume-title":"2013 International Conf. Parallel and Distributed Systems (ICPADS)","author":"Ikeda T.","first-page":"349","key":"S0218126619501135BIB008"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB010","DOI":"10.1145\/2451116.2451137"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB011","DOI":"10.1109\/ASPDAC.2014.6742973"},{"volume-title":"2003 Proc. Int. Symp. Computer Architecture,","author":"Sherwood T.","first-page":"336","key":"S0218126619501135BIB012"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB013","DOI":"10.1145\/2024716.2024718"},{"key":"S0218126619501135BIB014","first-page":"16","volume-title":"IEEE Computer Architecture Letters","volume":"10","author":"Rosenfeld P."},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB016","DOI":"10.1109\/FCCM.2014.52"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB017","DOI":"10.1109\/ReConFig.2014.7032502"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB018","DOI":"10.1016\/j.micpro.2015.11.020"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB019","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"S0218126619501135BIB020","doi-asserted-by":"crossref","first-page":"367","DOI":"10.1109\/HPCA.2008.4658653","volume-title":"2008 IEEE 14th Int. Symp on High Performance Computer Architecture","author":"Lin J.","year":"2008"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB021","DOI":"10.1109\/MICRO.2006.49"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB022","DOI":"10.1145\/2155620.2155664"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB023","DOI":"10.1109\/ISCA.2012.6237047"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB024","DOI":"10.1145\/2228360.2228517"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB025","DOI":"10.1109\/MICRO.2008.4771792"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB026","DOI":"10.1007\/s11227-015-1504-y"},{"key":"S0218126619501135BIB027","doi-asserted-by":"crossref","first-page":"697","DOI":"10.1109\/DAC.2002.1012714","volume-title":"Proc. of the 39th annual Design Automation Conference","author":"Delaluz V.","year":"2002"},{"volume-title":"Third Workshop on Energy-Efficient Design (WEED)","year":"2011","author":"Bae C. S.","key":"S0218126619501135BIB028"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB029","DOI":"10.1145\/1077603.1077696"},{"doi-asserted-by":"publisher","key":"S0218126619501135BIB030","DOI":"10.1145\/2659787.2659819"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126619501135","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,28]],"date-time":"2022-08-28T18:32:43Z","timestamp":1661711563000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126619501135"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,27]]},"references-count":28,"journal-issue":{"issue":"07","published-online":{"date-parts":[[2019,6,27]]},"published-print":{"date-parts":[[2019,6,30]]}},"alternative-id":["10.1142\/S0218126619501135"],"URL":"https:\/\/doi.org\/10.1142\/s0218126619501135","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2019,6,27]]}}}