{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,3]],"date-time":"2024-08-03T23:36:56Z","timestamp":1722728216671},"reference-count":26,"publisher":"World Scientific Pub Co Pte Lt","issue":"08","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2019,7]]},"abstract":"<jats:p> A method is proposed targeting the decrease of the number of look-up tables (LUTs) in logic circuits of field programmable gate arrays (FPGA)-based Mealy finite state machines. The method is based on constructing a partition for the set of output variables. It diminishes the number of additional variables encoding the collections of output variables (COVs). A formal method is proposed for finding the partition. An example of synthesis is given, as well as the results of investigations. The investigations were conducted for standard benchmarks. <\/jats:p>","DOI":"10.1142\/s0218126619501317","type":"journal-article","created":{"date-parts":[[2018,8,21]],"date-time":"2018-08-21T07:07:46Z","timestamp":1534835266000},"page":"1950131","source":"Crossref","is-referenced-by-count":6,"title":["Mixed Encoding of Collections of Output Variables for LUT-Based Mealy FSMs"],"prefix":"10.1142","volume":"28","author":[{"given":"Alexander","family":"Barkalov","sequence":"first","affiliation":[{"name":"Institute of Metrology, Electronics and Computer Science, Faculty of Computer, Electrical and Control Engineering, University of Zielona G\u00f3ra, Poland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Larysa","family":"Titarenko","sequence":"additional","affiliation":[{"name":"ul. prof. Z. Szafrana 2, 65-516 Zielona G\u00f3ra, Poland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S\u0142awomir","family":"Chmielewski","sequence":"additional","affiliation":[{"name":"Institute of Science and Technology, State University of Applied Sciences in G\u0142og\u00f3w, ul. Piotra Skargi 5, 67-200 G\u0142og\u00f3w, Poland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2019,7,29]]},"reference":[{"key":"S0218126619501317BIB001","volume-title":"Logic and System Design of Digital Systems","author":"Baranov S.","year":"2008"},{"key":"S0218126619501317BIB002","volume-title":"Synthesis and Optimization of Digital Circuits","author":"Micheli G. D.","year":"1994"},{"key":"S0218126619501317BIB003","volume-title":"Digital Systems Design with FPGAs and CPLDs","author":"Grout I.","year":"2008"},{"key":"S0218126619501317BIB004","volume-title":"FPGAs: Instant Access","author":"Maxfield C.","year":"2008"},{"key":"S0218126619501317BIB005","volume-title":"Embedded Core Design with FPGAs","author":"Navabi Z.","year":"2007"},{"key":"S0218126619501317BIB008","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3393-8"},{"key":"S0218126619501317BIB009","volume-title":"Design of FPGA-based Circuits Using Hierarchical Finite State Machines","author":"Skliarova I.","year":"2012"},{"key":"S0218126619501317BIB010","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-04708-9"},{"key":"S0218126619501317BIB011","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04309-3"},{"key":"S0218126619501317BIB012","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2692-6"},{"key":"S0218126619501317BIB013","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5196021"},{"key":"S0218126619501317BIB014","doi-asserted-by":"publisher","DOI":"10.2478\/v10006-007-0046-8"},{"key":"S0218126619501317BIB015","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126614500868"},{"key":"S0218126619501317BIB016","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36166-1"},{"key":"S0218126619501317BIB018","volume-title":"A Synthesis of Finie State Machines: Functional Optimization","author":"Kam T.","year":"1998"},{"key":"S0218126619501317BIB019","first-page":"502","volume":"2","author":"Nowicka M.","year":"1999","journal-title":"Adv. Comput. Syst."},{"key":"S0218126619501317BIB020","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2004.07.004"},{"key":"S0218126619501317BIB021","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45716-X_36"},{"key":"S0218126619501317BIB022","unstructured":"H. Kubatova ,  Design of Embedded Control Systems  (Springer-Verlag,  New York,  2005),  pp. 177\u2013187."},{"key":"S0218126619501317BIB023","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269007"},{"key":"S0218126619501317BIB024","series-title":"Studies in Systems, Decision and Control","volume-title":"Logic Synthesis for FPGA-Based Finite State Machines","volume":"38","author":"Barkalov A.","year":"2015"},{"key":"S0218126619501317BIB025","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-17545-9_5"},{"key":"S0218126619501317BIB026","first-page":"328","volume-title":"Proc. Int. Conf. Computer Design (ICCD\u201992)","author":"Sentowich E.","year":"1992"},{"key":"S0218126619501317BIB028","first-page":"191","volume":"113","author":"Michalski T.","year":"2016","journal-title":"Tech. Trans. Electr. Eng."},{"key":"S0218126619501317BIB031","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126617501250"},{"key":"S0218126619501317BIB032","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2007.4374972"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126619501317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T16:06:31Z","timestamp":1565193991000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126619501317"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":26,"journal-issue":{"issue":"08","published-online":{"date-parts":[[2019,7,29]]},"published-print":{"date-parts":[[2019,7]]}},"alternative-id":["10.1142\/S0218126619501317"],"URL":"https:\/\/doi.org\/10.1142\/s0218126619501317","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7]]}}}