{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T20:46:24Z","timestamp":1761597984306,"version":"3.37.3"},"reference-count":32,"publisher":"World Scientific Pub Co Pte Ltd","issue":"09","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2019,8]]},"abstract":"<jats:p> With the continued scaling of the CMOS device, the exponential increase in power density has strikingly elevated the temperature of on-chip systems. In this paper, the problem of allocating and scheduling frame-based real-time applications is addressed to multiprocessors to minimize the makespan under the thermal and timing constraints. The proposed algorithms consist of offline and online components. The offline component assigns the applications accepted at static time to processors in a way that the finish time of processors are balanced. The online component firstly selects the processor with the highest allocation probability for each application accepted at runtime. The allocation probability is calculated by taking the processor workload and temperature profiles into consideration. The higher allocation probability of a processor shows the better performance with respect to makespan and temperature can be achieved by executing the application on this processor. Then, the operating frequencies of applications are determined by making the most of slack in order to reduce the peak temperature under the timing constraint. Extensive simulations were performed to validate the effectiveness of the proposed approach. Experimental results have shown that the static makespan of the proposed scheme is very close to the optimal schedule length within a small margin varying from 0.118[Formula: see text]s to 0.249[Formula: see text]s, and the dynamic makespan of the proposed scheme can be adapted to satisfy varying system design constraints. The peak temperature of the proposed algorithms can be up to [Formula: see text] lower than that of the benchmarking schemes. <\/jats:p>","DOI":"10.1142\/s0218126619501457","type":"journal-article","created":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T04:20:47Z","timestamp":1536294047000},"page":"1950145","source":"Crossref","is-referenced-by-count":4,"title":["Makespan Minimization for Multiprocessor Real-Time Systems under Thermal and Timing Constraints"],"prefix":"10.1142","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4715-3077","authenticated-orcid":false,"given":"Jing","family":"Hua","sequence":"first","affiliation":[{"name":"School of Software, Jiangxi Agricultural University, Nanchang 330045, P.\u00a0R.\u00a0China"}]},{"given":"Yingqiong","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Software, Jiangxi Agricultural University, Nanchang 330045, P.\u00a0R.\u00a0China"}]},{"given":"Yilu","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Software, Jiangxi Agricultural University, Nanchang 330045, P.\u00a0R.\u00a0China"}]},{"given":"Kun","family":"Cao","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, East China Normal University, Shanghai 200241, P.\u00a0R.\u00a0China"}]},{"given":"Jing","family":"Jia","sequence":"additional","affiliation":[{"name":"School of Software, Jiangxi Agricultural University, Nanchang 330045, P.\u00a0R.\u00a0China"}]}],"member":"219","published-online":{"date-parts":[[2019,9,2]]},"reference":[{"volume-title":"Parallel Computer Architecture: A Hardware\/Software Approach","year":"1999","author":"Culler D.","key":"S0218126619501457BIB001"},{"key":"S0218126619501457BIB002","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2002.1007048"},{"key":"S0218126619501457BIB003","doi-asserted-by":"publisher","DOI":"10.1145\/1148109.1148140"},{"key":"S0218126619501457BIB004","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24270-0_32"},{"key":"S0218126619501457BIB005","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2012.6507482"},{"key":"S0218126619501457BIB006","first-page":"1","volume-title":"Proc. 36th IARCS Annual Conf. Foundations of Software Technology and Theoretical Computer Science","volume":"65","author":"Baruah S.","year":"2016"},{"key":"S0218126619501457BIB009","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2501286"},{"key":"S0218126619501457BIB010","first-page":"171","volume-title":"Proc. Int. Symp. High-Performance Computer Architecture","author":"Brooks D.","year":"2001"},{"key":"S0218126619501457BIB011","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268820"},{"key":"S0218126619501457BIB012","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147052"},{"key":"S0218126619501457BIB013","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837417"},{"key":"S0218126619501457BIB014","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380421"},{"key":"S0218126619501457BIB015","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126616501036"},{"key":"S0218126619501457BIB016","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024811"},{"key":"S0218126619501457BIB017","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126618500883"},{"key":"S0218126619501457BIB018","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2014.12.009"},{"key":"S0218126619501457BIB019","first-page":"111","volume":"84","author":"Zhou J.","year":"2016","journal-title":"J. Syst. Softw."},{"volume-title":"Proc. Int. Workshop on Power Management for Real-Time and Embedded Systems","year":"2001","author":"Allavena A.","key":"S0218126619501457BIB021"},{"key":"S0218126619501457BIB022","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.248"},{"key":"S0218126619501457BIB023","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2017.2676183"},{"key":"S0218126619501457BIB024","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2730876"},{"key":"S0218126619501457BIB025","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687412"},{"key":"S0218126619501457BIB026","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"S0218126619501457BIB027","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2010.2052057"},{"key":"S0218126619501457BIB028","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2012.15"},{"key":"S0218126619501457BIB029","first-page":"526","volume-title":"Proc. Int. Conf. Parallel Processing","author":"Sha S.","year":"2016"},{"key":"S0218126619501457BIB030","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.110"},{"key":"S0218126619501457BIB031","doi-asserted-by":"publisher","DOI":"10.1145\/1497561.1497568"},{"key":"S0218126619501457BIB032","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.68"},{"key":"S0218126619501457BIB034","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"S0218126619501457BIB035","first-page":"330","volume-title":"Proc. Int. Symp. Microarchitecture","author":"Lee C.","year":"1997"},{"key":"S0218126619501457BIB036","first-page":"98","volume-title":"Proc. Int. Conf. Advanced Computer Control","author":"Wang L.","year":"2011"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126619501457","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,2]],"date-time":"2019-09-02T23:19:07Z","timestamp":1567466347000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126619501457"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":32,"journal-issue":{"issue":"09","published-online":{"date-parts":[[2019,9,2]]},"published-print":{"date-parts":[[2019,8]]}},"alternative-id":["10.1142\/S0218126619501457"],"URL":"https:\/\/doi.org\/10.1142\/s0218126619501457","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2019,8]]}}}