{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T18:03:17Z","timestamp":1773943397179,"version":"3.50.1"},"reference-count":25,"publisher":"World Scientific Pub Co Pte Ltd","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2019,9]]},"abstract":"<jats:p> In this paper, an 8-bit ultra-low-power, low-voltage current steering digital-to-analog converter (DAC) is presented. The proposed DAC employs a new segmented structure that results in low integral nonlinearity (INL) and high spurious-free dynamic range (SFDR). Moreover, this DAC utilizes a low-voltage current cell. The low-voltage characteristic of the current cell is achieved by connecting the body of MOSFET switches to their sources. Utilizing a low supply voltage along with a low bias current in the current cells results in about 623.81-[Formula: see text]W power consumption in 140-MS\/s sample rate, which is very small compared to previous reports. The post-layout simulation results in 180-nm CMOS technology and [Formula: see text]-V supply voltage with the sample rate of 140[Formula: see text]MS\/s show SFDR\u00a0[Formula: see text]\u00a064.37[Formula: see text]dB in the Nyquist range. The differential nonlinearity (DNL) and INL of the presented DAC are 0.1254 LSB and 0.1491 LSB, respectively. <\/jats:p>","DOI":"10.1142\/s021812661950172x","type":"journal-article","created":{"date-parts":[[2018,10,12]],"date-time":"2018-10-12T00:13:36Z","timestamp":1539303216000},"page":"1950172","source":"Crossref","is-referenced-by-count":4,"title":["An 8-Bit Ultra-Low-Power, Low-Voltage Current Steering DAC Utilizing a New Segmented Structure"],"prefix":"10.1142","volume":"28","author":[{"given":"Mehdi","family":"Bandali","sequence":"first","affiliation":[{"name":"Faculty of Electrical Engineering, Shahid Beheshti University, G. C., Evin, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9879-8054","authenticated-orcid":false,"given":"Alireza","family":"Hassanzadeh","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering, Shahid Beheshti University, G. C., Evin, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masoume","family":"Ghashghaie","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering, Shahid Beheshti University, G. C., Evin, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omid","family":"Hashemipour","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering, Shahid Beheshti University, G. C., Evin, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2019,9,26]]},"reference":[{"key":"S021812661950172XBIB001","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6579-3"},{"key":"S021812661950172XBIB002","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126615500863"},{"key":"S021812661950172XBIB003","doi-asserted-by":"publisher","DOI":"10.1007\/s13369-015-1908-2"},{"key":"S021812661950172XBIB004","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126618501426"},{"key":"S021812661950172XBIB005","doi-asserted-by":"publisher","DOI":"10.1142\/S021812661650122X"},{"key":"S021812661950172XBIB006","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-014-0309-x"},{"key":"S021812661950172XBIB007","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2412657"},{"key":"S021812661950172XBIB008","first-page":"2407","volume":"24","author":"Chou F. T.","year":"2016","journal-title":"IEEE Trans. Very Large Scale Integ. (VLSI) Syst."},{"key":"S021812661950172XBIB009","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-011-9647-0"},{"key":"S021812661950172XBIB010","first-page":"243","volume-title":"Proc. 7th Int. Conf. Mixed Design of Integrated Circuits and Systems (MIXDES)","author":"Aliparast P.","year":"2010"},{"key":"S021812661950172XBIB011","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.03.014"},{"key":"S021812661950172XBIB012","doi-asserted-by":"publisher","DOI":"10.1134\/S1064226917010053"},{"key":"S021812661950172XBIB013","volume-title":"Principles of Data Conversion System Design","volume":"126","author":"Razavi B.","year":"1995"},{"key":"S021812661950172XBIB014","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi B.","year":"2001"},{"key":"S021812661950172XBIB015","doi-asserted-by":"publisher","DOI":"10.1109\/4.910469"},{"key":"S021812661950172XBIB016","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2551544"},{"key":"S021812661950172XBIB017","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2016.16.6.728"},{"key":"S021812661950172XBIB018","volume-title":"High-Performance D\/A-Converters: Application to Digital Transceivers","volume":"36","author":"Clara M.","year":"2012"},{"key":"S021812661950172XBIB019","doi-asserted-by":"publisher","DOI":"10.1109\/82.850417"},{"key":"S021812661950172XBIB020","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-009-9284-z"},{"key":"S021812661950172XBIB021","doi-asserted-by":"publisher","DOI":"10.5220\/0006413100710075"},{"key":"S021812661950172XBIB022","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373388"},{"key":"S021812661950172XBIB023","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-014-0262-8"},{"key":"S021812661950172XBIB024","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356643"},{"key":"S021812661950172XBIB025","doi-asserted-by":"publisher","DOI":"10.1109\/IranianCEE.2016.7585835"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S021812661950172X","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,26]],"date-time":"2019-09-26T03:11:38Z","timestamp":1569467498000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S021812661950172X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":25,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2019,9]]}},"alternative-id":["10.1142\/S021812661950172X"],"URL":"https:\/\/doi.org\/10.1142\/s021812661950172x","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9]]}}}