{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T03:00:48Z","timestamp":1775271648753,"version":"3.50.1"},"reference-count":23,"publisher":"World Scientific Pub Co Pte Ltd","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2019,10]]},"abstract":"<jats:p>A single-phase cascaded generalized doubling circuit-based multi-level inverter configuration is presented that can generate maximum number of output voltage levels by distributing the total asymmetrical input DC link voltage among the cells using minimum number of power switches. A cell consists of [Formula: see text] numbers of sub-cells each having two DC voltage sources connected in series along with a half-bridge circuit and a polarity reversal unit. Moreover, an optimum structure of novel proposed MLI is presented and well described in the paper. A laboratory prototype of proposed 15-level MLI is developed and the experimental results are found at par with the simulation results. The experimental results are captured for different modulation indices to show the effectiveness of the proposed MLI that can be used for Photovoltaic (PV) applications.<\/jats:p>","DOI":"10.1142\/s0218126619501949","type":"journal-article","created":{"date-parts":[[2018,11,14]],"date-time":"2018-11-14T23:07:26Z","timestamp":1542236846000},"page":"1950194","source":"Crossref","is-referenced-by-count":7,"title":["Optimum Structure-Based Multi-level Inverter with Doubling Circuit Configuration"],"prefix":"10.1142","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7971-5214","authenticated-orcid":false,"given":"Saikat","family":"Majumdar","sequence":"first","affiliation":[{"name":"Indian Institute of Technology (Indian School of Mines), Dhanbad, Jharkhand 826004, India"}]},{"given":"Bidyut","family":"Mahato","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology (Indian School of Mines), Dhanbad, Jharkhand 826004, India"}]},{"given":"Kartick Chandra","family":"Jana","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology (Indian School of Mines), Dhanbad, Jharkhand 826004, India"}]}],"member":"219","published-online":{"date-parts":[[2019,10,23]]},"reference":[{"key":"S0218126619501949BIB001","doi-asserted-by":"publisher","DOI":"10.1049\/iet-rpg.2015.0393"},{"key":"S0218126619501949BIB002","doi-asserted-by":"publisher","DOI":"10.1049\/iet-rpg.2016.0895"},{"key":"S0218126619501949BIB003","doi-asserted-by":"publisher","DOI":"10.1016\/j.solener.2018.06.001"},{"key":"S0218126619501949BIB004","first-page":"132","volume":"17","author":"Mukherjee A.","year":"2017","journal-title":"J. Electric. Eng."},{"key":"S0218126619501949BIB005","doi-asserted-by":"crossref","first-page":"790","DOI":"10.11591\/ijpeds.v7.i3.pp790-799","volume":"7","author":"Jha K. K.","year":"2016","journal-title":"Int. J. Power Electronic. Drive Syst."},{"key":"S0218126619501949BIB006","first-page":"1","volume":"6","author":"Mahato B.","year":"2018","journal-title":"J. Sci. Technol. Trans. Electr. Eng."},{"key":"S0218126619501949BIB007","doi-asserted-by":"publisher","DOI":"10.1049\/iet-pel.2016.0105"},{"key":"S0218126619501949BIB009","doi-asserted-by":"publisher","DOI":"10.1109\/TIA.1981.4503992"},{"key":"S0218126619501949BIB010","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.1992.254717"},{"key":"S0218126619501949BIB011","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2002.801052"},{"key":"S0218126619501949BIB012","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijepes.2011.12.012"},{"key":"S0218126619501949BIB013","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijepes.2009.03.027"},{"key":"S0218126619501949BIB014","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijepes.2011.08.001"},{"key":"S0218126619501949BIB015","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2018.1440429"},{"key":"S0218126619501949BIB016","doi-asserted-by":"publisher","DOI":"10.1049\/iet-rpg.2016.1034"},{"key":"S0218126619501949BIB017","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2016.2520913"},{"key":"S0218126619501949BIB018","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2017.2675381"},{"key":"S0218126619501949BIB019","doi-asserted-by":"publisher","DOI":"10.1016\/j.epsr.2013.06.001"},{"key":"S0218126619501949BIB020","doi-asserted-by":"publisher","DOI":"10.1049\/iet-pel.2016.0644"},{"key":"S0218126619501949BIB021","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2014.2336601"},{"key":"S0218126619501949BIB022","doi-asserted-by":"publisher","DOI":"10.1080\/15325008.2016.1250238"},{"key":"S0218126619501949BIB023","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2727551"},{"key":"S0218126619501949BIB024","doi-asserted-by":"publisher","DOI":"10.1109\/JESTPE.2018.2848675"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126619501949","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T02:12:04Z","timestamp":1775268724000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126619501949"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":23,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2019,10]]}},"alternative-id":["10.1142\/S0218126619501949"],"URL":"https:\/\/doi.org\/10.1142\/s0218126619501949","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,10]]}}}