{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T05:37:41Z","timestamp":1740116261096,"version":"3.37.3"},"reference-count":30,"publisher":"World Scientific Pub Co Pte Ltd","issue":"13","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2019,12,15]]},"abstract":"<jats:p> Uncore components such as cache hierarchy and on-chip interconnects consume a significant portion of overall energy consumption in emerging embedded processors. In Nanoscale technologies, static power consumption due to leakage current has become a serious issue in the design of SRAM-based on-chip cache memories and interconnections. To address this issue, non-volatile memory technologies such as STT-RAMs have been proposed as a replacement for SRAM cells due to their near-zero static power and high memory density. Nonetheless, STT-RAMs suffer from some failures such as read-disturb and limited endurance as well as high switching energy. One effective way to decrease the STTRAMs\u2019 switching energy is to reduce their retention time; however, reducing the retention time has a negative impact on the reliability of STT-RAM cells. In this paper, we propose a heterogeneous last level cache (LLC) architecture for 3D embedded chip-multiprocessors (3D eCMPs) which employs two types of STT-RAM memory banks with retention time of 1s and 10ms to provide a beneficial trade-off between reliability, energy consumption, and performance. To this end, we also propose a convex optimization model to find the optimal configurations for these two kinds of memory banks. In parallel with hybrid memory architecting, optimizing the number and placement of through silicon vias (TSVs) as a main component of on-chip interconnection for building 3D CMPs is another important target of the proposed optimization approach. Experimental results show that the proposed method improves the energy-delay products and throughput by about 69% and 34.5% on average compared with SRAM configurations. <\/jats:p>","DOI":"10.1142\/s0218126619502244","type":"journal-article","created":{"date-parts":[[2019,2,8]],"date-time":"2019-02-08T03:21:43Z","timestamp":1549596103000},"page":"1950224","source":"Crossref","is-referenced-by-count":2,"title":["An Energy-Efficient Reliable Heterogeneous Uncore Architecture for Future 3D Chip-Multiprocessors"],"prefix":"10.1142","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9254-9479","authenticated-orcid":false,"given":"Arghavan","family":"Asad","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering Department, Ryerson University, 350 Victoria Street, Toronto, ON M5B 2K3, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahdi","family":"Fazeli","sequence":"additional","affiliation":[{"name":"Computer Engineering Department, Iran University of Science and Technology, Resalat Street, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad Reza","family":"Jahed-Motlagh","sequence":"additional","affiliation":[{"name":"Computer Engineering Department, Iran University of Science and Technology, Resalat Street, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmood","family":"Fathy","sequence":"additional","affiliation":[{"name":"Computer Engineering Department, Iran University of Science and Technology, Resalat Street, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farah","family":"Mohammadi","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, Ryerson University, 350 Victoria Street, Toronto, ON M5B 2K3, Canada"},{"name":"BroadPack Corp., 1735 N 1st St # 301a, San Jose, CA 95112, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2019,3,12]]},"reference":[{"key":"S0218126619502244BIB001","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747938"},{"key":"S0218126619502244BIB002","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2116814"},{"key":"S0218126619502244BIB003","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744824"},{"key":"S0218126619502244BIB004","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774593"},{"key":"S0218126619502244BIB005","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2018.8399968"},{"key":"S0218126619502244BIB006","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2435772"},{"key":"S0218126619502244BIB007","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059045"},{"key":"S0218126619502244BIB008","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126615500796"},{"key":"S0218126619502244BIB009","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000074"},{"key":"S0218126619502244BIB010","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"S0218126619502244BIB011","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"S0218126619502244BIB012","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333673"},{"key":"S0218126619502244BIB013","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220458"},{"key":"S0218126619502244BIB014","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744908"},{"key":"S0218126619502244BIB015","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2625245"},{"key":"S0218126619502244BIB016","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2645207"},{"key":"S0218126619502244BIB017","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"S0218126619502244BIB018","doi-asserted-by":"publisher","DOI":"10.1145\/2669556"},{"key":"S0218126619502244BIB019","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243735"},{"key":"S0218126619502244BIB020","doi-asserted-by":"publisher","DOI":"10.1147\/rd.501.0081"},{"key":"S0218126619502244BIB021","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2005.855346"},{"key":"S0218126619502244BIB022","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"S0218126619502244BIB023","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"S0218126619502244BIB024","first-page":"146","volume-title":"Proc. 2006 Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Murali S.","year":"2006"},{"key":"S0218126619502244BIB025","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.023"},{"key":"S0218126619502244BIB026","first-page":"1","volume-title":"Design Automation Conf. (DAC)","author":"Turakhia Y.","year":"2013"},{"key":"S0218126619502244BIB028","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245728"},{"key":"S0218126619502244BIB030","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2402197"},{"key":"S0218126619502244BIB031","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9551-3_2"},{"journal-title":"Univ. Tex. Austin Dep. Comput. Sci. Tech Rep","year":"2009","author":"Gebhart M.","key":"S0218126619502244BIB032"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126619502244","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,13]],"date-time":"2020-01-13T01:17:43Z","timestamp":1578878263000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126619502244"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3,12]]},"references-count":30,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2019,12,15]]}},"alternative-id":["10.1142\/S0218126619502244"],"URL":"https:\/\/doi.org\/10.1142\/s0218126619502244","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2019,3,12]]}}}