{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,8,31]],"date-time":"2022-08-31T11:30:45Z","timestamp":1661945445721},"reference-count":36,"publisher":"World Scientific Pub Co Pte Lt","issue":"14","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2019,12,31]]},"abstract":"<jats:p> Modern embedded systems are packed with dedicated Field Programmable Gate Arrays (FPGAs) to accelerate the overall system performance. However, the FPGAs are susceptible to reconfiguration overheads. The reconfiguration overheads are mainly because of the configuration data being fetched from the off-chip memory at run-time and also due to the improper management of tasks during execution. To reduce these overheads, our proposed methodology mainly focuses on the prefetch heuristic, reuse technique, and the available memory hierarchy to provide an efficient mapping of tasks over the available memories. Our paper includes a new replacement policy which reduces the overall time and energy reconfiguration overheads for static systems in their subsequent iterations. It is evident from the result that most of the reconfiguration overheads are eliminated when the applications are managed and executed based on our methodology. <\/jats:p>","DOI":"10.1142\/s0218126619502463","type":"journal-article","created":{"date-parts":[[2019,2,8]],"date-time":"2019-02-08T03:21:43Z","timestamp":1549596103000},"page":"1950246","source":"Crossref","is-referenced-by-count":2,"title":["Efficient Use of On-Chip Memories and Scheduling Techniques to Eliminate the Reconfiguration Overheads in Reconfigurable Systems"],"prefix":"10.1142","volume":"28","author":[{"given":"I.","family":"Hariharan","sequence":"first","affiliation":[{"name":"Department of Electronics Engineering, MIT Campus, Anna University, Chennai 600044, Tamil Nadu, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Kannan","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, MIT Campus, Anna University, Chennai 600044, Tamil Nadu, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2019,3,15]]},"reference":[{"key":"S0218126619502463BIB001","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126609005010"},{"key":"S0218126619502463BIB002","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296444"},{"key":"S0218126619502463BIB003","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008155020711"},{"key":"S0218126619502463BIB004","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126609005034"},{"key":"S0218126619502463BIB005","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2008.4526368"},{"key":"S0218126619502463BIB006","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272463"},{"key":"S0218126619502463BIB008","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126613500059"},{"key":"S0218126619502463BIB009","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126612500806"},{"key":"S0218126619502463BIB011","first-page":"265","volume-title":"Proc. IEEE Int. Conf. ASAP","author":"Liu S."},{"key":"S0218126619502463BIB012","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"S0218126619502463BIB013","first-page":"191","volume-title":"Proc. Int. Conf. ERSA","author":"Ramo E. P.","year":"2007"},{"key":"S0218126619502463BIB014","first-page":"55","volume-title":"Proc. IEEE Annu. Int. Symp. FCCM","author":"Becker T."},{"key":"S0218126619502463BIB015","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"S0218126619502463BIB016","first-page":"209","volume-title":"Proc. Int. Conf. ERSA","author":"Lehn D. I.","year":"2002"},{"key":"S0218126619502463BIB017","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2008.11.024"},{"key":"S0218126619502463BIB018","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253622"},{"key":"S0218126619502463BIB019","first-page":"1","volume-title":"Proc. Des., Autom. Test Eur. (DATE)","author":"Qu Y.","year":"2006"},{"key":"S0218126619502463BIB020","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884052"},{"key":"S0218126619502463BIB021","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003490"},{"key":"S0218126619502463BIB022","volume-title":"2008 Int. Conf. Field Programmable Logic and Applications","author":"Radu S.","year":"2008"},{"key":"S0218126619502463BIB023","first-page":"147","volume-title":"Proc. 9th Annu. IEEE Symp. FCCM","author":"Li Z."},{"key":"S0218126619502463BIB024","first-page":"173","volume-title":"Proc. ACM\/SIGDA Int. Symp. FPGA","author":"Dandalis A."},{"key":"S0218126619502463BIB025","first-page":"106","volume-title":"DATE\u201905","author":"Resano J.","year":"2005"},{"key":"S0218126619502463BIB026","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503076"},{"key":"S0218126619502463BIB027","first-page":"22","volume-title":"IEEE FCCM\u201900","author":"Li Z.","year":"2000"},{"key":"S0218126619502463BIB028","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2017.153"},{"key":"S0218126619502463BIB029","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050158"},{"key":"S0218126619502463BIB030","first-page":"156","volume-title":"ESTImedia","author":"Resano J.","year":"2003"},{"key":"S0218126619502463BIB031","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.100"},{"key":"S0218126619502463BIB032","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2271917"},{"key":"S0218126619502463BIB033","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2417595"},{"key":"S0218126619502463BIB034","first-page":"349","volume":"18","author":"Hariharan I.","year":"2018","journal-title":"J. Electr. Eng."},{"key":"S0218126619502463BIB035","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126613500011"},{"key":"S0218126619502463BIB036","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2019.01.003"},{"key":"S0218126619502463BIB043","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264214"},{"key":"S0218126619502463BIB045","doi-asserted-by":"publisher","DOI":"10.1145\/371636.371712"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126619502463","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,21]],"date-time":"2020-02-21T01:03:54Z","timestamp":1582247034000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126619502463"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3,15]]},"references-count":36,"journal-issue":{"issue":"14","published-print":{"date-parts":[[2019,12,31]]}},"alternative-id":["10.1142\/S0218126619502463"],"URL":"https:\/\/doi.org\/10.1142\/s0218126619502463","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,3,15]]}}}