{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T06:15:30Z","timestamp":1771913730895,"version":"3.50.1"},"reference-count":28,"publisher":"World Scientific Pub Co Pte Ltd","issue":"05","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2020,4]]},"abstract":"<jats:p> In this work, the design of the diminished-1 modulo [Formula: see text] adders, subtractors and adders\/subtractors are examined. Some of the existing modulo [Formula: see text] adders, subtractors and adder\/subtractors are redesigned and improved. Compared to other existing implementations, the proposed subtractor and adder\/subtractors offer reduced area complexity and lower power consumption, while operating at the same speed. All the considered architectures are modified parallel-prefix adders with fast input carry processing. The totally parallel-prefix and carry look ahead implementation of the proposed arithmetic units are also discussed. <\/jats:p>","DOI":"10.1142\/s0218126620300056","type":"journal-article","created":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T10:36:33Z","timestamp":1559817393000},"page":"2030005","source":"Crossref","is-referenced-by-count":2,"title":["On the Diminished-1 Modulo 2n+1 Addition and Subtraction"],"prefix":"10.1142","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1586-3840","authenticated-orcid":false,"given":"Constantinos","family":"Efstathiou","sequence":"first","affiliation":[{"name":"Department of Informatics and Computer Engineering, University of West Attica, 12210 Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiamal","family":"Pekmestzi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, National Technical University of Athens, 15780 Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikolaos","family":"Moshopoulos","sequence":"additional","affiliation":[{"name":"Dialog Semiconductors S.A, Achileos 8, 17576 Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2019,7,15]]},"reference":[{"key":"S0218126620300056BIB001","doi-asserted-by":"publisher","DOI":"10.1142\/p523"},{"key":"S0218126620300056BIB002","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2003.1231911"},{"key":"S0218126620300056BIB003","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020192"},{"key":"S0218126620300056BIB004","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378155"},{"key":"S0218126620300056BIB005","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-005-1186-4"},{"key":"S0218126620300056BIB006","doi-asserted-by":"publisher","DOI":"10.1006\/rtim.1999.0220"},{"key":"S0218126620300056BIB007","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030084"},{"key":"S0218126620300056BIB008","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.2"},{"key":"S0218126620300056BIB009","doi-asserted-by":"publisher","DOI":"10.1109\/MELCON.2006.1653327"},{"key":"S0218126620300056BIB010","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2008.107"},{"key":"S0218126620300056BIB011","volume-title":"Proc. Int. Workshop Power Timing Modeling, Optimization Simulation (PATMOS)","author":"Kouretas I.","year":"2009"},{"key":"S0218126620300056BIB012","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1976.1162834"},{"key":"S0218126620300056BIB013","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2005.858612"},{"key":"S0218126620300056BIB014","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060059"},{"key":"S0218126620300056BIB015","first-page":"158","volume-title":"Proc. 15th IEEE Int. Symp. Computer Arithmetic","author":"Zimmermann R.","year":"1999"},{"key":"S0218126620300056BIB017","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1146705"},{"key":"S0218126620300056BIB018","doi-asserted-by":"publisher","DOI":"10.1080\/0020721031000148263"},{"key":"S0218126620300056BIB019","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.261"},{"key":"S0218126620300056BIB020","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.11.003"},{"key":"S0218126620300056BIB021","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2001964"},{"key":"S0218126620300056BIB022","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060026"},{"key":"S0218126620300056BIB023","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2009.0284"},{"key":"S0218126620300056BIB024","volume-title":"VLSI Digital Signal Processing Systems","author":"Parhi K.","year":"1999"},{"key":"S0218126620300056BIB025","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012734530-7\/50001-5"},{"key":"S0218126620300056BIB026","volume-title":"Proc. 17th Int. Conf. Circuits Syst. (ICECS)","author":"Efstathiou C.","year":"2010"},{"key":"S0218126620300056BIB027","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-011-9326-5"},{"key":"S0218126620300056BIB028","volume-title":"Proc. 3rd Int. Conf. Signals Circuits and Systems (SCS)","author":"Efstathiou C.","year":"2009"},{"key":"S0218126620300056BIB029","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126610006529"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126620300056","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,22]],"date-time":"2020-05-22T09:09:59Z","timestamp":1590138599000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126620300056"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,15]]},"references-count":28,"journal-issue":{"issue":"05","published-print":{"date-parts":[[2020,4]]}},"alternative-id":["10.1142\/S0218126620300056"],"URL":"https:\/\/doi.org\/10.1142\/s0218126620300056","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7,15]]}}}