{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T05:37:52Z","timestamp":1740116272991,"version":"3.37.3"},"reference-count":31,"publisher":"World Scientific Pub Co Pte Ltd","issue":"05","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2020,4]]},"abstract":"<jats:p> Decision diagrams are a data structure suitable for reversible circuit synthesis. Functional decision diagrams (FDDs) are particularly convenient in synthesis with Toffoli gates, since the functional expressions for decomposition rules used in them are similar to the functional expressions of Toffoli gates. The main drawback of reversible circuit synthesis based on decision diagrams is the usually large number of ancilla lines. This paper presents two methods for the reduction of the number of ancilla lines in reversible circuits derived from FDDs by selecting the order of implementation of nodes. In the first method, nodes are implemented by levels, starting from the bottom level to the top. The method uses appropriately defined level dependency matrices for choosing the optimal order of implementation of nodes at the same level. In this way, the optimization is performed level by level. <\/jats:p><jats:p> The second method uses a diagram dependency matrix expressing mutual dependencies among all the nodes in the diagram. This method is computationally more demanding than the first method, but the reductions of both the number of lines and the Quantum cost of the circuits are larger. <\/jats:p>","DOI":"10.1142\/s0218126620500796","type":"journal-article","created":{"date-parts":[[2019,6,10]],"date-time":"2019-06-10T07:08:14Z","timestamp":1560150494000},"page":"2050079","source":"Crossref","is-referenced-by-count":5,"title":["Reversible Circuits Synthesis from Functional Decision Diagrams by using Node Dependency Matrices"],"prefix":"10.1142","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1111-417X","authenticated-orcid":false,"given":"Suzana","family":"Stojkovi\u0107","sequence":"first","affiliation":[{"name":"Department of Computer Science, Faculty of Electronic Engineering, Medvedeva 14, 18000 Ni\u0161, Serbia"}]},{"given":"Radomir","family":"Stankovi\u0107","sequence":"additional","affiliation":[{"name":"Mathematical Institute, Serbian Academy of Sciences and Arts, 11000 Belgrade, Serbia"}]},{"given":"Claudio","family":"Moraga","sequence":"additional","affiliation":[{"name":"Department of Computer Science, TU Dortmund University, 18000 Dortmund, Germany"}]},{"given":"Milena","family":"Stankovi\u0107","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Faculty of Electronic Engineering, Medvedeva 14, 18000 Ni\u0161, Serbia"}]}],"member":"219","published-online":{"date-parts":[[2019,8,7]]},"reference":[{"doi-asserted-by":"publisher","key":"S0218126620500796BIB001","DOI":"10.1109\/TCAD.2003.811448"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB002","DOI":"10.1145\/775832.775915"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB003","DOI":"10.1109\/TCAD.2005.858352"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB004","DOI":"10.1109\/TCAD.2006.871622"},{"key":"S0218126620500796BIB005","first-page":"65","volume-title":"Proc. of Int. Conf. CAD","author":"Saeedi M.","year":"2007"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB006","DOI":"10.1145\/1278349.1278355"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB007","DOI":"10.1109\/PACRIM.2007.4313211"},{"key":"S0218126620500796BIB008","first-page":"1015","volume-title":"Design, Automation and Test in Europe","author":"Wille R.","year":"2008"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB009","DOI":"10.1109\/TCAD.2009.2017215"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB010","DOI":"10.1145\/1629911.1629984"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB011","DOI":"10.1016\/j.entcs.2010.02.006"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB012","DOI":"10.1109\/ISED.2012.37"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB013","DOI":"10.1109\/DDECS.2014.6868776"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB014","DOI":"10.1109\/IDT.2010.5724427"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB015","DOI":"10.1007\/978-3-642-36315-3_16"},{"key":"S0218126620500796BIB016","first-page":"647","volume-title":"Proc. DAC 2010","author":"Soeken W. M.","year":"2010"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB017","DOI":"10.1109\/ASPDAC.2012.6165069"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB018","DOI":"10.1016\/j.jsc.2015.03.002"},{"key":"S0218126620500796BIB019","first-page":"325","volume":"19","author":"Feinstein D. Y.","year":"2012","journal-title":"J. Multiple-Valued Logic Soft Computing"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB020","DOI":"10.1145\/2564923"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB021","DOI":"10.1007\/s00034-014-9789-2"},{"key":"S0218126620500796BIB022","first-page":"1025","volume":"42","author":"Wang Y.-R.","year":"2014","journal-title":"Chin. J. Electronics"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB023","DOI":"10.1109\/ISMVL.2015.21"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB024","DOI":"10.1109\/ISCAS.2011.5938201"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB025","DOI":"10.1109\/ICCD.2011.6081399"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB026","DOI":"10.2298\/FUEE1502251S"},{"key":"S0218126620500796BIB027","first-page":"5","volume-title":"Proc. of 12th International Workshop on Boolean Problems","author":"Stojkovi\u0107 S.","year":"2016"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB028","DOI":"10.1109\/PACRIM.2007.4313212"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB029","DOI":"10.1007\/978-3-642-20520-0_16"},{"key":"S0218126620500796BIB030","first-page":"57","volume-title":"Proc. of Reed-Muller Workshop","author":"Nayeem N. M.","year":"2011"},{"doi-asserted-by":"publisher","key":"S0218126620500796BIB031","DOI":"10.1145\/157485.164890"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126620500796","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,22]],"date-time":"2020-05-22T09:09:16Z","timestamp":1590138556000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126620500796"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,7]]},"references-count":31,"journal-issue":{"issue":"05","published-print":{"date-parts":[[2020,4]]}},"alternative-id":["10.1142\/S0218126620500796"],"URL":"https:\/\/doi.org\/10.1142\/s0218126620500796","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2019,8,7]]}}}